大容量積層セラミックコンデンサ HIGH VALUE MULTILAYER CERAMIC **CAPACITORS**

	code	Temp.characteristics	operating Temp. range
		В	-25~+85°C
	BJ	X7R	-55~+125°C
		X5R	-55~+85°C
		С	-25~+85°C
OPERATING TEMP.	С	X5S	-55~+85°C
Of Environment Linin .		X6S	-55~+105℃
	_	E	-25~+85°C
	E	Y5U	-30~+85°C
	_	F	-25~+85℃
	F	Y5V	-30~+85℃



特長 FEATURES

- ・電極にNi金属を使用し、端子電極部にメッキをしてあることにより、はん だ付け性および耐熱性にすぐれ、マイグレーションもほとんど発生せず、 高い信頼性を示します
- ・等価直列抵抗(ESR)が小さく、ノイズ吸収性にすぐれています。特にタンタルおよびアルミ電解コンデンサに比較した場合
- ・高い許容リップル電流値
- ・高い定格電圧でありながら小型形状
- ・絶縁抵抗、破壊電圧が高く信頼性にすぐれる 等の特徴があります

- · The use of Nickel(Ni) as material for both the internal and external electrodes improves the solderability and heat resistance characteristics. This almost completely eliminates migration and raises the level of reliability significantly.
- · Low equivalent series resistance(ESR) provides excellent noise absorption characteristics.
- · Compared to tantalum or aluminum electrolytic capacitors these ceramic capacitors offer a number of excellent features, including:
 - Higher permissible ripple current values
 - Smaller case sizes relative to rated voltage
 - Improved reliability due to higher insulation resistance and breakdown voltage

用途 APPLICATIONS

- ・デジタル回路全般
- ・電源バイパスコンデンサ 液晶モジュール用 液晶駆動電圧ライン用 電源電圧の高いLSI、IC、OPアンプ用
- 平滑コンデンサ DC-DCコンバータ(入力、出力側用) スイッチング電源(2次側用)

- · General digital circuit
- Power supply bypass capacitors Liquid crystal modules Liquid crystal drive voltage lines LS I, I C, converters(both for input and output)
- Smoothing capacitors DC-DC converters (both for input and output) Switching power supplies (secondary side)

形名表記法 ORDERING CODE



U

2	
シリー	·ズ名
М	積層コンデンサ

50

端子電極 メッキ品

形状寸法 [EIA]L×W(mm) 107(0603) 1.6×0.8 212(0805) 2.0×1.25 316(1206) 3.2×1.6 325(1210) 3.2×2.5

4.5×3.2

432(1812)

6 温度特性[%] $\triangle F$ △C __B J ±10

△= スペース

6 公称静電容量 [pF] 473 47.000 105 1,000,000

容量許容差 ±10 М ±20 % %

8 製品厚み (mm) 0.45 0.5 0.8 0.85 1.6 1.9 2.0max 9 個別仕様 1

包装 単品(袋づめ) В Т リールテーピング

D 当社管理記号 △= スペース

6 6 9

Rated voltage(VDC) 6.3 10 16 25 G 35 50

2
Ser

ries name M Multilayer Ceramic Capacitors End termination

Dimensions(case size)(mm) 107(0603) 1.6×0.8 212(0805) 2.0×1.25 316(1206) 3.2×1.6 325(1210) 3.2×2.5 432(1812) 4.5×3.2

Temperature characteristics code -30~+85°C △F Y5V +22/-82% -55~+125℃ ВJ X7R ±15% -55~+85℃ ВJ X5R ±15% −55~+85°C ±22% △C X5S -55~+105℃

-30~+85℃ ±22/-56% ΔΕ Y5U 6

△C X6S

△=Blank space Nominal capacitance(pF) example 47,000 105 000,000

±22%


Capacitance tolerances(%) +10 М +20 Z

8 Thickness(mm) 0.45 0.5 0.8 0.85 1.15 2.0max 9 Special code Standard products 1

Packaging В Bulk Tape & reel Internal code Standard products

△=Blank space

外形寸法 EXTERNAL DIMENSIONS



Type (EIA T 0.45±0.05 (0.018±0.002) 0.50±0.05 K □MK107 (0603) 1.6±0.10 (0.063±0.004) 0.8±0.10 (0.031±0.004) V 0.35±0.25 (0.014±0.010) (0.020±0.002) 0.8±0.10 (0.031±0.004) 0.45±0.05 (0.018±0.002) 0.85±0.10 Α K 1.25±0.10^{*1} (0.049±0.004) □MK212 (0805) 2.0±0.10*1 (0.079±0.004) 0.5±0.25 (0.020±0.010) 0.85±0.10 (0.033±0.004) 1.25±0.10*1 (0.049±0.004) 0.85±0.10 (0.033±0.004) 1.15±0.10 (0.045±0.004) 1.25±0.10 (0.049±0.004) 1.6±0.20 (0.069±0.004) D G D F $0.5^{+0.35}_{-0.25} \atop (0.020^{+0.014}_{-0.010})$ □MK316 (1206) 3.2±0.15 (0.126±0.006) 1.6±0.15 (0.063±0.006) G 1.6±0.20 (0.063±0.008) 0.85±0.10 (0.033±0.004) 1.15±0.10 (0.045±0.004) 1.5±0.10 L D F 0.6±0.3 (0.024±0.012) Н $\begin{array}{c} 1.5 \pm 0.10 \\ (0.059 \pm 0.004) \\ 1.9 \pm 0.20 \\ (0.075 \pm 0.008) \\ 1.9 \, ^{+0.1}_{-0.2} \\ (0.075 \, ^{+0.004}_{-0.008}) \end{array}$ 2.5±0.20*2 (0.098±0.008) □MK325 (1210) 3.2±0.30 (0.126±0.012) Ν (0.075 ±0.008) 2.5±0.20 ±2 (0.098±0.008) 1.9 ±0.1 (0.075 ±0.006) 2.5±0.20 (0.098±0.008) 3.2±0.30 м Υ □MK432 (1812) 4.5±0.40 (0.177±0.016) 3.2±0.30 (0.126±0.012) 0.9±0.6 (0.035±0.024) М U (0.125±0.012)

Unit: mm (inch)

注: *1. ±0.15mm公差あり *2. ±0.3mm公差あり Note: *1. Incluiding dimension tolerance±0.15mm (±0.006inch). Note: *2. Including dimension tolerance±0.3mm (±0.012inch).

概略バリエーション AVAILABLE CAPACITANCE RANGE

															_																													-																							
Cap								107							\perp				_			12							┖					_		31				_				_								25							4				43				
	TC		B/X7			B/X					CXSS		/YE		\perp			X7F		_		X5F			(SR		Y5'		Ц,		3/X		_		B/X			X5F				Y5'		_		/X7I				X5I			(5R		U		/Y5				X5			/X5		/X6S F	
			25 16	10 5	50 35	25	16 1	0 6.	3 6.3	4	25	50 2	25 1	16 1	0 5	0 35	25	16	10	50 3	5 25	16	10	6.3	3.35	0 1	6 10	0 6.3	50	35	25	16 1	0 6.	3 25	16	10	3.36	.3 4	1 25	50	35	25	16 1	10 5	0 2	5 16	6 10	35	25	16	106	.36.	3 4	1 6.3	50	35	16	106	3.3 2	25 1	6 10	0 6.3	3 50	25	6.3	5.3 1	0 6
	3[dig		\perp			Ш	_	_	\perp	_	Ш	_	4	4	_	\perp	_	Ш		\perp	_	L	Ш		_	\perp	1		Ш			_					4	4					4	4	4	4	1		Ш		4	4	1	4	L	L		4	4	4	_	4	1	Ш		4	4
0.022			A		_		_	_	┸	╙	Ш	4	4	4	\perp	\perp	\perp	Ш	4	4	\perp	╙	Ш	_	_	4	1	\perp	Ш	_	_	4	\perp	\perp	\perp	4	_	1					4	_	\perp		\perp			_		4	1	\perp	L					_		\perp				_	4
0.033			Α		Α	Ш	_	_	┸	┖	Ш	_	4	4	_	┸	_	Ш		_	1	┖	Ш	_	_	1	1	┸	Ш	_	_	_	\perp	┸		_		4							\perp							_	┷		L									Ш			1
0.047			Α		A		\perp	\perp	┸	╙	Ш	4	4	\perp	G		╙	Ш	_	4	\perp	╙	Ш	_	\perp	\perp	\perp	\perp	Ш	\perp	_	\perp	\perp	\perp		\perp	_	\perp	\perp					\perp	\perp							\perp	\perp	\perp								\perp				\perp	1
0.068		_	Α			Α	\perp	\perp	\perp	┖	Ш	\perp	\perp	\perp	C		┖	Ш	\perp	\perp	\perp	┖	Ш	\perp	\perp	\perp	\perp	\perp	Ш	\perp	\perp	\perp	\perp	┖			\perp	\perp			Ш		\perp		\perp		╙		Ш		\perp	\perp	\perp	\perp	L				\perp			\perp	┖	Ш	Ш		1
0.1	10		Α		Α	Α						Α			G																																																				
0.15	15	54				Α	Α								G	ì													F																																						
0.22	22	24				Α	Α						1	Α						G							Ι		L		F																																				
0.33	33	34		П		Α	A	4	Т	П	П		Т	Т	Т	G	ī	П	П	Т	Т	П	П	П	Т	Т	Т	П	П	П	F	Т	Т	Т		П	П	Т						Т	Т		П				П		Т	Т	П			П	П	Т	Т	Т			П	П	T
0.47	47	74				Α	A	4	Т		П	- 1	A /	A	Т	Т	П			G	3		П		G	à	Τ	П	L		П		Т				Т	Т							Т		Т				Т		Т	Т	Г							Т					T
0.68	68	34	П	П		П	7	4	Т	П	П		Т	Т	Т	Т	П	G	П	Т	Т	Г	П	П	Т	Т	Т	П	П	L	L	F	Т	П		П	П	Т						Т	Т		П				П		Т	Т	Г				П	Т	Т	Т			П		T
1	10)5	Α	Α	Т	Α	A	4	Т	Т	Α	П	7	A A	4	Т	G	G	G	Т	G	G	П	П	G	à	Т	Т	П	L	П	F	Т	Т	П	П	Т	Т	Т	П			П	H	4	Т	Т	П			Т	Т	Т	Т	Т			П	Т	Т	Т	Т		П	П	Т	T
1.5	15	55		П		П	П		Т	П	П		Т	Т	Т	Т	П	П	П	Т	Т	Г	П	П	Т	Т	Т	П	П	П	П	Т	Т	П		П	П							Т	Т		Т				П		Т	Т	П				П	Т		Т					T
2.2	22	25		П	Т	П	7	A A		Т	П	П	7	A A	4	Т	Т	П	G	Т	G	G	G	П	Т	G	ì	Т	П	П	L	L	Т	Т	П	П	Т	Т	Т	G			П	Т	Н	1	Т	N			Т	Т	Т	Т	Т			П	Т	Т	Т	Т		П	П	T	T
3.3	33	35		П		П	T		Α		П		T	Т		Т	Т		T	T		Т	G	T		Т	Т	Т			T	LI	-	L	L	T		T							N	V						Т	T					П								T	T
4.7	47	75		П	Т	П	T	Т	A		П	Т	T	T	Т	Т	Т	П	Т	Т	Т	G	G	G	Т	Т	G	1	П	П	П	LI	_	L	L	П	Т	Т	Т		G			Т	Т	N	1		Ν	N	Т	Т	Т	Т	Н			П	П	Т	Т	Т		П	П	T	T
6.8	68	35		П		П	\neg		Т	Т	П	T	T	T	Т	Т	Т	П	T	T	Т	Т	П	T		Т	Т	Т	П		T	\top	Т	Т			F								Т						T	Т	Т		Т			П						П		T	T
10	10)6	Т	П		П	1		Τ	Α	П	T	T	T	1	Τ	Τ	П	T	T		G	G	G	T	T	G	G	П	┪	T	ı	_ L	L	L	L	L.F	T	L		L	L	LE	F	N	Л	N		M.N			T	T	T	Τ	Н	F	Ħ	1	И		T	М			T	T
22	22	26		T			\neg		Т		П	T	T	T	\top	T			T	T		Г	П		G	T	T				1		L			L	L	T					ı	L	T		Т			М	М	T	T		Т		N	N.F	T	Ν	ΛN	1		М	П	T	T
47	47	76	T			П			Τ		П	1	1	T	1	T	T	П		T		Γ	П	T	1	1	Τ		П	T	T	T				T		LL	_				T		T		T	Ī			M	И	T		Γ	Г		T)	N			M	1	М		n	И
100	10)7		П		П	\neg	\top	Т	Т	П	\neg	T	\top	\top	T		П	T	T		Т	П	\neg	\top	T	Т			\neg	\neg	\top	\top			\neg	T	Ť	Т	Т	П			T	T	Т	Т	Т		T	T	N	1 Y	/ N	ī				М	Т	Т	U	1	П		М	1
220	22	27	\top	Ħ	\top	\Box	\top	\top	\top	T	П	\top	\top	\top	\top	\top	\top	П	\dashv	\top	\top		П	\neg	\top	$^{+}$	\top	\top	П	\neg	\neg	\top	\top	\top		\neg	$^{+}$	$^{+}$	\top		П	\neg	_	$^{+}$	T	\top	1	Т			\top	†	\top	т	T				†	_	\top	Ť	T	П	ш	1	†

■低背積層セラミックコンデンサ Low profile Multilayer Ceramic Capacitors

Cap	Type			107									212										316						325			432
	TC	B/X			5R	F/Y5V		B/>					K5R			5R		F/Y5V		B/X7R			(5R		F/\		B/X7R		B/X5R			C/X5S
	VDC	10	6.3	6.3	4	6.3	50	25	16	10	25	16	10	6.3	10	6.3	50	10	6.3	10	25	16	10	6.3	10	6.3	25	16	10	6.3	6.3	6.3
μF	3[digits]																															
0.022	223						D																									
0.033	333						D																									
0.047	473							D																								
0.068	683							D																								
0.100	104																															
0.150	154																			D												\Box
0.220	224												K				D															
0.330	334																															
0.470	474		K						D		D																					
0.680	684								D																							
1.000	105	К	К			K				D	D	D	K	K							D						D					\Box
1.500	155											D										D										\Box
2.200	225			V	V							D	D					D		D		D										-
3.300	335																						D						D		-	-
4.700	475												D	D		К			D				D		D				D		-	\vdash
6.800	685																													D	T	\vdash
10.000	106						t								D	D							D	D		D	t —	D	D		-	-
22.000	226																										T			Υ	-	-
47.000	476																										_				_	-
82.000	826							_		_	_						_	_	_					_	_	_	_	_			N	-
100.000	107					+	1	_		_	_				_			_		_				_	_		_		_		 v	$\overline{}$

温度特性コード			温度特性 Temperature chara			静電容量許容差[%]	tan <i>δ</i> (%)
Temp. char.Code	準抄	0.規格	温度範囲(℃)	基準温度(℃)	静電容量変化率(%)	Capacitance tolerance	Dissipation factor
	Applicable	e standard	Temperature range	Ref. Temp.	Capacitance change		
BJ	JIS	В	-25~85	20	±10		2.5%max.**
D3	EIA	X7R*	−55~125	25	±15	±20(M)	2.5 /6IIIAX.
	JIS	С	-25~85	20	±20	±10(K)	
С	EIA	X5S	−55~85	25	±22	=10(11)	7.0%max.**
	EIA	X6S	−55~105	25	±22		
E	JIS	E	-25~85	20	+20/-55		
-	EIA	Y5U	-30~85	25	+22/-56	+80(Z)	7.0%max.**
F	JIS	F	-25~85	20	+30/-80	-20(2)	7.0%max.***
Г	EIA	Y5V	−30~85	25	+22/-82		

- *: X5Rのみ対応するアイテムがあります。詳細はアイテム一覧を参照ください。
- **: 代表的な値を記載しています。詳細はアイテム一覧表を参照ください。
- *: Some of the parts are only applicable to X5R. Please refer to PART NUMBERS table.
- **: The figure indicates typical value. Please refer to PART NUMBERS table.

セレクションガイド Selection Guide

アイテム一覧 Part Numbers P.40

特性図 Electrical Characteristics

梱包 Packaging P.78 信頼性 Reliability Data P.80

使用上の注意 Precautions P.86

▼ P.10 etc

TAIYO YUDEN

■汎用・低背積層セラミックコンデンサ General・Low profile Multilayer Ceramic Capacitors -

アイテム一覧 PART NUMBERS

■107TYPE

定格	形名	公 称	温度特性	$ an \delta$	実装条件	静電容量	厚み
電 圧	או או	静電容量	Temperature		Soldering method	許容差	Thickness
		Capacitance		Dissipation factor	R:リフロー Reflow soldering	Capacitance	
RatedVoltage	Ordering code	[μ F]	characteristics	factor [%]Max.	W:フロー Wave soldering	tolerance	[mm]
50V	UMK107 BJ104□A*	0.1	B/X5R	3.5			0.8±0.1
	GMK107 BJ333□A	0.033	B/X5R	2.5	-		0.8±0.1
35V	GMK107 BJ473□A	0.047	B/X5R	2.5			0.8±0.1
-	TMK107 BJ223□A	0.022	B/X7R	2.5	-		0.8±0.1
	TMK107 BJ683□A	0.068	B/X5R	3.5	R/W		0.8±0.1
	TMK107 BJ104□A	0.1	B/X5R	3.5			0.8±0.1
25V	TMK107 BJ154□A	0.15	B/X5R	3.5			0.8±0.1
23 V	TMK107 BJ224□A	0.22	B/X5R	3.5			0.8±0.1
	TMK107 BJ334□A	0.33	B/X5R	3.5			0.8±0.1
	TMK107 BJ474□A*	0.47	B/X5R	3.5	R] [0.8±0.1
	TMK107 BJ105□A*	1	B/X5R	5	п	j [0.8±0.1
	EMK107 BJ333□A	0.033	B/X7R	3.5			0.8±0.1
	EMK107 BJ473□A	0.047	B/X7R	3.5			0.8±0.1
	EMK107 BJ683□A	0.068	B/X7R	3.5	R/W		0.8±0.1
	EMK107 BJ104□A	0.1	B/X7R	3.5	I 1/ V V	±10%	0.8±0.1
16V	EMK107 BJ154□A	0.15	B/X5R	3.5		±20%	0.8±0.1
	EMK107 BJ224□A	0.22	B/X5R	3.5			0.8±0.1
	EMK107 BJ474□A	0.47	B/X5R	3.5			0.8±0.1
	EMK107 BJ105□A*	1	B/X7R*	5	R		0.8±0.1
	EMK107 BJ105□A*	1	B/X5R	5			0.8±0.1
	LMK107 BJ105□K*	1	B/X5R	10			0.45±0.05
	LMK107 BJ334□A	0.33	B/X5R	3.5	R/W		0.8±0.1
10V	LMK107 BJ474 A	0.47	B/X5R	3.5	-		0.8±0.1
	LMK107 BJ684 A	0.68	B/X5R	5			0.8±0.1
	LMK107 BJ105 A*	1	B/X7R	5			0.8±0.1
	LMK107 BJ225 A*	2.2	B/X5R	10			0.8±0.1 0.5±0.05
	JMK107 BJ225□V* JMK107 BJ474□K	2.2 0.47	X5R B/X5R	10 5	_		0.5±0.05 0.45±0.05
	JMK107 BJ474□K JMK107 BJ105□K*	1	B/X5R	10	R		0.45±0.05
6.3V	JMK107 BJ105□A*	2.2	B/X5R	10	- n		0.45±0.05 0.8±0.1
	JMK107 BJ225□A*	3.3	X5R	10			0.8±0.1
	JMK107 BJ3335 <u>A</u> JMK107 BJ475MA*	4.7	X5R	10	-		0.8±0.1
	AMK107 BJ106MA*	10	X5R	10		±20%	0.8±0.1
4V	AMK107 BJ225□V*	2.2	X5R	10	-	±10%	0.5±0.05
	UMK107 C105□A*	1	C/X5S	10		±20%	0.8±0.1
50V	UMK107 F104ZA	0.1	F/Y5V	7			0.8±0.1
25V	TMK107 F474ZA	0.47	F/Y5V	7	5.44		0.8±0.1
	EMK107 F224ZA	0.22	F/Y5V	7	R/W		0.8±0.1
101/	EMK107 F474ZA	0.47	F/Y5V	7	1	1.0004	0.8±0.1
16V	EMK107 F105ZA	1	F/Y5V	16		+80%	0.8±0.1
	EMK107 F225ZA	2.2	F/Y5V	16	1	-20%	0.8±0.1
10V	LMK107 F105ZA	1	F/Y5V	16	R		0.8±0.1
	LMK107 F225ZA	2.2	F/Y5V	16			0.8±0.1
6.3V	JMK107 F105ZK	1	F/Y5V	16			0.45±0.05

形名の口には静電容量許容差記号が入ります。 □ Please specify the capacitance tolerance code.

*高温負荷試験の試験電圧は定格電圧の1.5倍 * Test Voltage of Loading at high temperature test is 1.5 time of the rated voltage.

※品名末尾にRが付きます。

^{*} Internal code shall be R.

		公 称	`B & 4+14	$tan \delta$	実装条件	静電容量	厚み
定格	形名	静電容量	温度特性		Caldavina unatha ad	許容差	
電 圧			Temperature	Dissipation	Soldering method	Capacitance	Thickness
atedVoltage	Ordering code	Capacitance	characteristics	factor	R:リフロー Reflow soldering	.	[mm]
g-	Ordering code	[μ F]		[%]Max.	W:フロー Wave soldering	tolerance	[111111]
	UMK212 BJ223□D	0.022	B/X7R	2.5			0.85±0.1
	UMK212 BJ333□D	0.033	B/X7R	2.5			0.85±0.1
	UMK212 BJ473□G	0.047	B/X7R	2.5			1.25±0.1
50V	UMK212 BJ683□G	0.068	B/X7R	2.5			1.25±0.1
30 V	UMK212 BJ104□G	0.1	B/X7R	2.5			1.25±0.1
	UMK212 BJ154□G	0.15	B/X7R	3.5	R/W	_	1.25±0.1
	UMK212 BJ224□G	0.22	B/X5R	3.5			1.25±0.1
	UMK212 BJ474 G*	0.47	B/X5R	3.5		-	1.25±0.1
35V	GMK212 BJ334□G	0.33	B/X7R	3.5		_	1.25±0.1
	GMK212 BJ474□G	0.47	B/X5R	3.5	-	-	1.25±0.1
	TMK212 BJ473□D	0.047	B/X7R	2.5	 		0.85±0.1 0.85±0.1
	TMK212 BJ683 D TMK212 BJ474 D	0.068 0.47	B/X7R B/X5R	2.5 3.5		-	0.85±0.1
251/	TMK212 BJ474_D	1	B/X5R B/X5R	<u>3.5</u> 5	1	-	0.85±0.1
25V	TMK212 BJ105□D* TMK212 BJ105□G*	<u> </u>	B/X7R*	5 5	R	-	1.25±0.1
	TMK212 BJ105 G	1	B/X5R	5	"	-	1.25±0.1
	TMK212 BJ105_G*	2.2	B/X5R	5	 	-	1.25±0.1
	EMK212 BJ474 D	0.47	B/X7R	3.5		F	0.85±0.1
	EMK212 BJ684□D	0.68	B/X7R	3.5	R/W	-	0.85±0.1
	EMK212 BJ105□D	1	B/X5R	5			0.85±0.1
	EMK212 BJ155 D	1.5	B/X5R	5	R		0.85±0.1
	EMK212 BJ225 D	2.2	B/X5R	5	1	±10%	0.85±0.1
16V	EMK212 BJ684□G	0.68	B/X7R	3.5	D 044	±20%	1.25±0.1
	EMK212 BJ105□G	1	B/X7R	3.5	R/W		1.25±0.1
	EMK212 BJ225□G	2.2	B/X5R	5			1.25±0.1
	EMK212 BJ475□G*	4.7	B/X5R	5	1		1.25±0.15
	EMK212 BJ106□G*	10	B/X5R	10	1		1.25±0.15
	LMK212 BJ224□K	0.22	B/X5R	3.5	1		0.45±0.05
	LMK212 BJ105□K	1	B/X5R	5	R		0.45±0.05
	LMK212 BJ105□D	1	B/X7R	3.5			0.85±0.1
	LMK212 BJ225□D*	2.2	B/X5R	5			0.85±0.1
	LMK212 BJ475□D*	4.7	B/X5R	10			0.85±0.1
10V	LMK212 BJ106□D*	10	X5R	10			0.85±0.1
	LMK212 BJ105□G	1	B/X7R	3.5	R/W		1.25±0.1
	LMK212 BJ225□G	2.2	B/X7R	5	1		1.25±0.1
	LMK212 BJ335□G	3.3	B/X5R	5	1	L	1.25±0.1
	LMK212 BJ475□G*	4.7	B/X5R	5	<u> </u>		1.25±0.15
	LMK212 BJ106□G*	10	B/X5R	10			1.25±0.15
	JMK212 BJ105□K	1	B/X5R	5	ļ <u> </u>	<u> </u>	0.45±0.05
	JMK212 BJ475□K*	4.7	X5R	10	R	<u> </u>	0.45±0.05
	JMK212 BJ475□D*	4.7	B/X5R	10			0.85±0.1
6.3V	JMK212 BJ106□D*	10	X5R	10			0.85±0.1
	JMK212 BJ475□G	4.7	B/X5R	5		<u> </u>	1.25±0.15
	JMK212 BJ106□G*	10	B/X5R	10		±00°/	1.25±0.15
	JMK212 BJ226MG*	22	X5R	10		±20%	1.25±0.15
	UMK212 F224ZD	0.22	F/Y5V	7	-	-	0.85±0.1
50V	UMK212 F474ZG	0.47	F/Y5V	7	R/W		1.25±0.1 1.25±0.1
10)/	UMK212 F105ZG	1	F/Y5V	7	-	-	
16V	EMK212 F225ZG	2.2	F/Y5V	7		+80%	1.25±0.1
40)/	LMK212 F225ZD	2.2	F/Y5V	9		-20%	0.85±0.1
10V	LMK212 F475ZG	4.7	F/Y5V	9			1.25±0.1
	LMK212 F106ZG JMK212 F475ZD	10 4.7	F/Y5V F/Y5V	16 16	R	-	1.25±0.1 0.85±0.1
		4 /	F/Y5V	16	1		U.05±U.1

形名の \square には静電容量許容差記号が入ります。 \square Please specify the capacitance tolerance code.

※品名末尾にRが付きます。

^{*}高温負荷試験の試験電圧は定格電圧の1.5倍 * Test Voltage of Loading at high temperature test is 1.5 time of the rated voltage.

Internal code shall be R.

アイテム一覧 PART NUMBERS

3	16	TV	DI	

■3161YPE							
定格	形名	公 称	温度特性	$tan \delta$	実装条件	静電容量	厚み
電圧	/// [静電容量	Temperature		Soldering method	許容差	Thickness
		Capacitance		Dissipation	R:リフロー Reflow soldering	Capacitance	
RatedVoltage	Ordering code	[μF]	characteristics	factor [%]Max.	W:フロー Wave soldering	tolerance	[mm]
	UMK316 BJ154□F	0.15	B/X7R	2.5			1.15±0.1
50V	UMK316 BJ224□L	0.22	B/X7R	2.5			1.6±0.2
	UMK316 BJ474□L	0.47	B/X7R	3.5			1.6±0.2
35V	GMK316 BJ684□L	0.68	B/X7R	3.5			1.6±0.2
	GMK316 BJ105□L	1	B/X7R	3.5	R/W		1.6±0.2
	TMK316 BJ154□D	0.15	B/X7R	2.5			0.85±0.1
	TMK316 BJ224□F	0.22	B/X7R	2.5			1.15±0.1
	TMK316 BJ334□F	0.33	B/X7R	2.5			1.15±0.1
	TMK316 BJ684□L	0.68	B/X7R	3.5			1.6±0.2
25V	TMK316 BJ105□D	1	B/X5R	3.5			0.85±0.1
	TMK316 BJ225□L	2.2	B/X7R	3.5			1.6±0.2
	TMK316 BJ335□L	3.3	B/X5R	3.5]		1.6±0.2
	TMK316 BJ475□L*	4.7	B/X5R	5	R		1.6±0.2
	TMK316 BJ106□L*	10	B/X5R	5			1.6±0.2
	EMK316 BJ155□D	1.5	B/X5R	3.5		±10%	0.85±0.1
	EMK316 BJ225□D	2.2	B/X5R	3.5		±20%	0.85±0.1
	EMK316 BJ684□F	0.68	B/X7R	3.5			1.15±0.1
	EMK316 BJ105□F	1	B/X7R	3.5	R/W		1.15±0.1
16V	EMK316 BJ225□L	2.2	B/X7R	3.5			1.6±0.2
	EMK316 BJ335□L	3.3	B/X7R	3.5			1.6±0.2
	EMK316 BJ475□L*	4.7	B/X7R*	5	1		1.6±0.2
	EMK316 BJ475□L	4.7	B/X5R	5	1		1.6±0.2
	EMK316 BJ106□L*	10	B/X5R	5			1.6±0.2
	LMK316 BJ335□D	3.3	B/X5R	5	1		0.85±0.1
	LMK316 BJ475□D	4.7	B/X5R	5	1		0.85±0.1
	LMK316 BJ106□D*	10	B/X5R	10			0.85±0.1
4014	LMK316 BJ335□L	3.3	B/X7R	3.5			1.6±0.2
10V	LMK316 BJ475□L	4.7	B/X7R	5	1		1.6±0.2
	LMK316 BJ106□L*	10	B/X7R*	5			1.6±0.2
	LMK316 BJ106□L*	10	B/X5R	5	1 _		1.6±0.2
	LMK316 BJ226ML*	22	B/X5R	10	R	±20%	1.6±0.2
	JMK316 BJ685□F	6.8	B/X5R	10			1.15±0.1
	JMK316 BJ106□F	10	B/X5R	5		±10%	1.15±0.1
	JMK316 BJ106□D*	10	B/X5R	10	†	±20%	0.85±0.1
6.3V	JMK316 BJ106□L	10	B/X7R	5	1		1.6±0.2
0.00	JMK316 BJ226ML*	22	B/X7R*	10			1.6±0.2
	JMK316 BJ226ML*	22	B/X5R	10	1		1.6±0.2
	JMK316 BJ476ML*	47	X5R	10	1	±20%	1.6±0.2
4V	AMK316 BJ476ML*	47	X5R	10			1.6±0.2
25V	TMK316 C106 L	10	C/X5S	10	1	±10% ±20%	1.6±0.2
50V	UMK316 F225ZG	2.2	F/Y5V	7	R/W	0,00,0	1.25±0.1
	GMK316 F475ZG	4.7	F/Y5V	7	11/44		1.25±0.1
35V	GMK316 F106ZL	10	F/Y5V	9	†		1.6±0.2
25V	TMK316 F106ZL	10	F/Y5V	9	1		1.6±0.2
16V	EMK316 F106ZL	10	F/Y5V	9	1	+80%	1.6±0.2
	LMK316 F475ZD	4.7	F/Y5V	9	R	-20%	0.85±0.1
10V	LMK316 F106ZF	10	F/Y5V	9	†		1.15±0.1
100	LMK316 F100ZF	22	F/Y5V	16	+		1.6±0.2
6.3V	JMK316 F106ZD	10	F/Y5V	16	1		0.85±0.1
0.5 v	DIVINGTO FIUDZD	10	F/13V	10			0.00±0.1

[※]品名末尾にRが付きます。

形名の口には静電容量許容差記号が入ります。 □ Please specify the capacitance tolerance code.

*高温負荷試験の試験電圧は定格電圧の1.5倍 * Test Voltage of Loading at high temperature test is 1.5 time of the rated voltage.

^{*} Internal code shall be R.

■325TYPE							
定格	形名	公称	温度特性	$tan \delta$	実装条件	静電容量	厚み
電圧		静電容量	Temperature	District.	Soldering method	許容差	Thickness
	0.4.4	Capacitance	characteristics	Dissipation factor	R:リフロー Reflow soldering	Capacitance	
RatedVoltage	Ordering code	[μF]	characteristics	[%]Max.	W:フロー Wave soldering	tolerance	[mm]
50V	UMK325 BJ105□H	1	B/X7R	3.5	R/W	±10%±20%	1.5±0.1
35V	GMK325 BJ225MN	2.2	B/X5R	3.5			1.9±0.2
	TMK325 BJ105MD	1	B/X7R	3.5			0.85±0.1
	TMK325 BJ225MH	2.2	B/X7R	3.5			1.5±0.1
	TMK325 BJ335MN	3.3	B/X7R	3.5			1.9±0.2
25V	TMK325 BJ475MN	4.7	B/X5R	3.5			1.9±0.2
	TMK325 BJ106MN*	10	B/X5R	5			1.9±0.2
	TMK325 BJ106MM*	10	B/X7R*	5			2.5±0.2
	TMK325 BJ106MM*	10	B/X5R	5			2.5±0.2
	EMK325 BJ475MN	4.7	B/X7R	3.5	1		1.9±0.2
40)/	EMK325 BJ106MD*	10	B/X5R	5			0.85±0.1
16V	EMK325 BJ106MN	10	B/X5R	3.5			1.9±0.2
	EMK325 BJ226MM*	22	B/X5R	5		±20%	2.5±0.2
	LMK325 BJ335MD	3.3	B/X5R	3.5		120%	0.85±0.1
	LMK325 BJ106MN	10	B/X7R	3.5			1.9±0.2
	LMK325 BJ475MD	4.7	B/X5R	5			0.85±0.1
10V	LMK325 BJ106MD*	10	B/X5R	5			0.85±0.1
	LMK325 BJ226MY*	22	B/X5R	5	R		1.9+0.1/-0.2
	LMK325 BJ226MM*	22	B/X5R	5			2.5±0.2
	LMK325 BJ476MM*	47	B/X5R	10			2.5±0.2
	JMK325 BJ685MD	6.8	B/X5R	5			0.85±0.1
	JMK325 BJ226MY	22	B/X5R	5			1.9+0.1/-0.2
	JMK325 BJ826MN*	82	X5R	10	1		1.9±0.2
6.3V	JMK325 BJ476MM*	47	B/X5R	10	1		2.5±0.2
	JMK325 BJ107MM*	100	X5R	10			2.5±0.3
	JMK325 E826ZN*	82	E/Y5U	16			1.9±0.2
	JMK325 E107ZM*	100	E/Y5U	16	1		2.5±0.2
50V	UMK325 F475ZH	4.7	F/Y5V	7	1		1.5±0.1
35V	GMK325 F106ZH	10	F/Y5V	7	1	+80%	1.5±0.1
16V	EMK325 F226ZN	22	F/Y5V	16	1	+80% -20%	1.9±0.2
10V	LMK325 F106ZF	10	F/Y5V	16	1	-20%	1.15±0.1
100	LMK325 F226ZN	22	F/Y5V	16	1		1.9±0.2
6.3V	JMK325 F476ZN	47	F/Y5V	16	1		1.9±0.2
0.31	JMK325 F107ZM*	100	F/Y5V	16	1		2.5±0.2

■432TYPE

■43211PE							
定格	形名	公 称	温度特性	$tan \delta$	実装条件	静電容量	厚み
電圧	70 0	静電容量	Temperature	Dissipation	Soldering method	許容差	Thickness
RatedVoltage	Ordering code	Capacitance [µF]	characteristics		R:リフロー Reflow soldering W:フロー Wave soldering	Capacitance tolerance	[mm]
25V	TMK432 BJ106MM	10	B/X5R	3.5			2.5±0.2
16V	EMK432 BJ226MM*	22	B/X5R	3.5			2.5±0.2
10V	LMK432 BJ226MM	22	B/X5R	3.5			2.5±0.2
0.01/	JMK432 BJ476MM*	47	B/X5R	5			2.5±0.2
6.3V	JMK432 BJ107MU*	100	B/X5R	10			3.2±0.3
50V	UMK432 C106MM*	10	C/X5S	5		±20%	2.5±0.2
05)/	TMK432 C226MM*	22	C/X5S	5	R		2.5±0.2
25V	TMK432 C476MM*	47	C/X5S	5			2.5±0.2
	JMK432 C227MU*	220	C/X5S	15			3.2±0.3
6.3V	JMK432 C107MM*	100	C/X6S	7			2.5±0.2
	JMK432 C107MY*	100	C/X5S	10			1.9+0.1/-0.2
10V	LMK432 F476ZM*	47	F/Y5V	16		+80%	2.5±0.2
6.3V	JMK432 F107ZM*	100	F/Y5V	16		-20%	2.5±0.2


形名の山には静電谷重計谷左記号か入ります。 *高温負荷試験の試験電圧は定格電圧の1.5倍 ※品名末尾にRが付きます。


形名の \square には静電容量許容差記号が入ります。 \square Please specify the capacitance tolerance code.


特性図 ELECTRICAL CHARACTERISTICS


インピーダンス・ESR-周波数特性例 Example of Impedance ESR vs. Frequency characteristics


・当社積層セラミックコンデンサ例 (Taiyo Yuden multilayer ceramic capacitor)





















































梱包 PACKAGING

①最小受注単位数 Minimum Quantity

■袋づめ梱包 Bulk packaging

形式(EIA) Type	製品厚み Thickness			
туре	mm(inch)	code	quantity [pcs]	
☐MK105(0402)	0.5	V, W		
□VK105(0402)	(0.020)	W		
□MK107(0603)	0.8 (0.031)	Z		
□0K140(0504)	0.8 (0.031)	А		
□2K110(0504)	0.6 (0.024)	В		
□MK212(0805)	0.85 (0.033)	D		
□IVIK212(0605)	1.25 (0.049)	G		
□4K212(0805)	0.85 (0.033)	D		
□2K212(0805)	0.85 (0.033)	D		
	0.85 (0.033)	D	1000	
□MK316(1206)	1.15 (0.045)	F		
□IVIK310(1200)	1.25 (0.049)	G		
	1.6 (0.063)	L		
	0.85 (0.033)	D		
	1.15 (0.045)	F		
□MK325(1210)	1.5 (0.059)	Н		
□IVII(323(1210)	1.9 (0.075)	N		
	2.0max (0.079)	Υ		
	2.5 (0.098)	М		


■テーピング梱包 Taped packaging

形式(EIA) Type	製品厚み Thickness		数量 I quantity cs]	
	mm(inch)	code	紙テープ paper	エンボステープ Embossed tape
□MK063(0201)	0.3 (0.012)	Р	15000	
□MK105(0402)	0.5	V, W	10000	_
□VK105(0402)	(0.020)	W	10000	
	0.5 (0.020)	V	4000	
□MK107(0603)	0.45 (0.018)	K	4000	
	0.8 (0.031)	A Z	4000	
□2K110(0504)	0.8 (0.031)	Α	4000	
	0.6 (0.024)	В	4000	
	0.45 (0.018)	K	4000	
□MK212(0805)	0.85 (0.033)	D	4000	
	1.25 (0.049)	G	_	3000
□4K212(0805)	0.85 (0.033)		4000	_
□2K212(0805)	0.85 (0.033)	D	4000	_
	0.85 (0.033)	D	4000	
□MK316(1206)	1.15 (0.045)	F		3000
□4K316(1206)	1.25 (0.049)	G		3000
	1.6 (0.063)	L	_	2000
	0.85 (0.033)	D		
	1.15 (0.045)	F	_	2000
□MK205(1010)	1.5 (0.059)	Н		2000
□MK325(1210)	1.9 (0.075)	N		
	2.0max (0.079)	Υ	_	2000
	2.5 (0.098)	М	_	500
	1.9 (0.075)	Υ	_	1000
□MK432(1812)	2.5 (0.098)	M	-	500
	3.2 (0.125)	U	1	1


②テーピング材質 Taping material

紙テープ

Card board carrier tape




エンボステープ Embossed Tane



③バルクカセット Bulk Cassette

チップ詰状態

Chip filled




チップ

Chip

105, 107, 212形状で個別対応致しますのでお問い合せ下さい。 Please contact any of our offices for accepting your requirement according to dimensions 0402, 0603, 0805.(inch)


③テーピング寸法 Taping dimensions 紙テープ Paper Tape (8mm幅) (0.315inches wide)



Туре	チッフ	プ挿入部	挿入ピッチ	テープ厚み
(EIA)	Chip Cavity		Insertion Pitch	Tape Thickness
	Α	В	F	Т
□MK063(0201)	0.37±0.06	0.67±0.06	2.0±0.05	0.45max.
_IVIN003(0201)	(0.06±0.002)	(0.027±0.002)	(0.079±0.002)	(0.018max.)
□MK105(0402)	0.65±0.1	1.15±0.1	2.0±0.05	0.8max.
\square VK105(0402)	(0.026±0.004)	(0.045±0.004)	(0.079±0.002)	(0.031max.)
	1.0±0.2	1.8±0.2	4.0±0.1	1.1max.
□MK107(0603)	(0.039±0.008)	(0.071±0.008)	(0.157±0.004)	(0.043max.)
□2K110(0504)	1.15±0.2	1.55±0.2	4.0±0.1	1.0max.
	(0.045±0.008)	(0.061±0.008)	(0.157±0.004)	(0.039max.)
□MK212(0805)	1.65±0.2	2.4±0.2		
□4K212(0805)	(0.065±0.008)	(0.094±0.008)	4.0±0.1	1.1max.
□2K212(0805)			(0.157±0.004)	(0.043max.)
	2.0±0.2	3.6±0.2		
□MK316(1206)	(0.079±0.008)	(0.142±0.008)		

Unit: mm(inch)


エンボステープ Embossed tape (8mm幅)(0.315 inches wide)



Туре	チッフ	[°] 挿入部	挿入ピッチ	テーフ	プ厚み
(EIA)	Chip	cavity	Insertion Pitch	Tape Th	ickness
	Α	A B		K	Т
	1.65±0.2	2.4±0.2			
□MK212(0805)	(0.065±0.008)	(0.094±0.008)			
□MK316(1206)	2.0±0.2	3.6±0.2	4.0±0.1	2.5max.	0.6max
□4K316(1206)	(0.079 ± 0.008)	(0.142±0.008)	(0.157±0.004)	(0.098max.)	(0.024max.)
□MIX00E(4040)	2.8±0.2	3.6±0.2		3.4max.	
□MK325(1210)	(0.110±0.008)	(0.142±0.008)		(0.134max.)	

Unit: mm(inch)


エンボステープ Embossed tape (12mm幅) (0.472inches wide)




Туре	チップ挿入部		挿入ピッチ	テーフ	プ厚み
(EIA)	Chip cavity I		Insertion Pitch	Tape Th	nickness
	A B		F	K	Т
□MK432(1812)	3.7±0.2 (0.146±0.008)	4.9±0.2 (0.193±0.008)	8.0±0.1 (0.315±0.004)	4.0max. (0.157max.)	0.6max. (0.024max.)

Unit: mm(inch)

④リーダー部/空部 Leader and Blank portion




⑤リール寸法 Reel size



⑥トップテープ強度 Top Tape Strength

トップテープのはがし力は下図矢印方向にて0.1~0.7Nとなります。 The top tape requires a peel-off force of 0.1~0.7N in the direction of the arrow as illustrated below.



Multilayer Ceramic Capacitor Chips

			Specifi	ed Value		
It	tem	Temperature Com	pensating (Class 1)	High Permiti	vity (Class 2)	Test Methods and Remarks
		Standard	High Frequency Type	Standard Note1	High Value	
	Temperature	-55 to +125℃		B: −55 to +125°C	-25 to +85℃	High Capacitance Type BJ(X7R): −55~+125°C, BJ(X5R): −55~+88°C, C(X6S): −55~+10!
Range	Temperature	-55 to +125℃		F: −25 to +85°C B: −55 to +125°C	-25 to +85℃	E(Y5U): -30~+85°C, F(Y5V): -30~+85° High Capacitance Type BJ(X7R): -55~+125°C, BJ(X5R): -55~+8
Range	Temperature	-55 to +125 C		F: -25 to +85°C	-25 to +65C	C(X5S): -55~+85°C, C(X6S): -55~+10 E(Y5U): -30~+85°C, F(Y5V): -30~+88
3.Rated Volta	ge	50VDC,25VDC, 16VDC	16VDC 50VDC	50VDC,25VDC	50VDC,35VDC,25VDC 16VDC,10VDC,6.3VDC 4DVC	
4.Withstandin	g Voltage	No breakdown or dam-	No abnormality	No breakdown or dama		Applied voltage: Rated voltage×3 (Class 1)
Between ter	rminals	age				Rated voltage×2.5 (Class 2) Duration: 1 to 5 sec. Charge/discharge current: 50mA max. (Class 1,2)
5.Insulation F	lesistance	10000 MΩ min.		smaller.	$M\Omega .,$ whichever is the	Applied voltage: Rated voltage Duration: 60±5 sec.
6 Canacitano	e (Tolerance)	0.5 to 5 pF: ±0.25 pF	0.5 to 2 pF : ±0.1 pF	Note 5 B: ±10%, ±20%	B:±10%、±20%	Charge/discharge current: 50mA max. Measuring frequency:
о одражана	(roscance)	1 to 10pF: ±0.5 pF 5 to 10 pF: ±1 pF 11 pF or over: ±5% ±10% 105TYPERA, SA, TA, UA only 0.5~2pF: ±0.1pF 2.2~20pF: ±5%	2.2 to 5.1 pF : ±5%	F: +80 %	C:±10% ±20% E:-20%/+80% F:-20%/+80%	Class1: $1MHz\pm10\%(C\le1000pF)$ $1 k Hz\pm10\%(C>1000pF)$ $1 k Hz\pm10\%(C>1000pF)$ Class2: $1 k Hz\pm10\%(C\le22\mu F)$ $120Hz\pm10Hz(C>22\mu F)$ Measuring voltage: $Class1: 0.5\sim5Vrms(C\le1000pF)$ $1\pm0.2Vrms(C>1000pF)$ $Class2: 1\pm0.2Vrms(C\le22\mu F)$ $0.5\pm0.1Vrms(C>22\mu F)$ Bias application: None
7.Q or Tangen (tan &)	t of Loss Angle	Under 30 pF : Q≧400 + 20C 30 pF or over : Q≧1000 C= Nominal capacitance	Refer to detailed specification	B: 2.5% max.(50V, 25V) F: 5.0% max. (50V, 25V)	B:2.5% max. C、E、F:7% max. Note 4	Multilayer: Measuring frequency: Class1: $1MHz\pm10\%(C\le1000pF)$ 1 k $Hz\pm10\%(C\le1000pF)$ Class2: 1 k $Hz\pm10\%(C\le22_{\mu}F)$ 120 $Hz\pm10Hz(C>22_{\mu}F)$ Measuring voltage: Class1: $0.5\sim5Vrms(C\le1000pF)$ 1±0.2 $Vrms(C>1000pF)$ Class2: $1\pm0.2Vrms(C>1000pF)$ Class2: $1\pm0.2Vrms(C\le22_{\mu}F)$ Bias application: None High-Frequency-Multilayer: Measuring frequency: $1GHz$ Measuring gequipment: $1GHz$ Measuring gig: $1GHz$ Measuring jig:
8.Temperature Characteristic of Capacitance	(Without voltage application)	CK: 0±250 CJ: 0±120 CH: 0±60 CG: 0±30 PK: -150±250 PJ: -150±120 PH: -150±60 RK: -220±250 RJ: -220±120 RH: -220±60 SK: -330±250 SJ: -330±120 SH: -330±60 TK: -470±250 TJ: -470±120 TH: -470±60 UK: -750±250 UJ: -750±120	CH:0±60 RH:-220±60 (ppm/C)	B:±10%(-25-85°) F: +30 %(-25-85°) B(X7R):±15% F(Y5V): +22 %	B:±10% (-25~+85°C) C:±20% (-25~+85°C) E:+20%/-55% (-25~+85°C) F:+30%/-80% (-25~+85°C) B(X7R, X5R): ±15% C(X5S, X6S): ±22% E(Y5U): +22%/-56% F(Y5V): +22%/-82%	According to JIS C 5102 clause 7.12. Temperature compensating: Measurement of capacitance at 20°C and 85°C shall be made to calculate temperature characteristic by the following equation. (C 85 - C 20) C 20 × ΔT × 10 6 (ppm/C) High permittivity: Change of maximum capacitance deviation in step 1 to Temperature at step 1: +20°C Temperature at step 2: minimum operating temperature Temperature at step 3: +20°C (Reference temperature) Temperature at step 4: maximum operating temperature Temperature at step 5: +20°C Reference temperature for X7R, X5R, X5S, X6S, Y5U and Y8 shall be +25°C
9.Resistance Substrate	to Flexure of	SL: +350 to -1000 (ppm/°C) Appearance: No abnormality Capacitance change: Within ±5% or ±0.5 pF, whichever is larger.	Appearance: No abnormality Capacitance change: Within±0.5 pF	Appearance: No abnormality Capacitance change: B, BJ, C: Within ±12.5% E, F: Within ±30%	6	Warp: 1mm Testing board: glass epoxy-resin substrate Thickness: 1.6mm (063 TYPE: 0.8mm) The measurement shall be made with board in the bent positi Board R-230 Warp 45±2 45±2 (Unit: mm)

Multilayer Ceramic Capacitor Chips

		Specifie	ed Value		
Item	Temperature Com	pensating (Class 1)	High Permitt	ivity (Class 2)	Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1 High Value		
10.Body Strength	_	No mechanical damage.	_	_	High Frequency Multilayer: Applied force: 5N Duration: 10 sec. Press Chip Chip L L W
11.Adhesion of Electrode	No separation or indicat	ion of separation of electr	ode.		Applied force: 5N Duration: 30±5 sec. (0201 TYPE 2N) Hooked jig Cross-section
12.Solderability	At least 95% of terminal	electrode is covered by r	new solder.		Solder temperature: 230±5°C Duration: 4±1 sec.
13.Resistance to soldering	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±2.5% Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	tan &: Initial value Insulation resistance: In	Vithin ±7.5% (B, BJ) Vithin ±15% (C) Vithin ±20% (E, F) Note 4	Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Solder temperature: 270±5°C Duration: 3±0.5 sec. Preheating conditions: 80 to 100°C, 2 to 5 min. or 5 to 10 mir 150 to 200°C, 2 to 5 min. or 5 to 10 mir Recovery: Recovery for the following period under the standard condition after the test. 24±2 hrs (Class 1) 48±4 hrs (Class 2)
14.Thermal shock	Appearance: No abnormality Capacitance change: Within ± 2.5% or ±0.25pF, whichever is larger. Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	Appearance: No abnormality Capacitance change: Within ±0.25pF Q: Initial value Insulation resistance: Initial value Withstanding voltage (between terminals): No abnormality	tan &: Initial value Insulation resistance: In	Vithin ±7.5% (B, BJ) Vithin ±15% (C) Vithin ±20% (E, F) Note 4	Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Conditions for 1 cycle: Step 1: Minimum operating temperature $^{+0}_{-3}$ °C 30±3 mir Step 2: Room temperature 2 to 3 mir Step 3: Maximum operating temperature $^{-0}_{+3}$ °C 30±3 mir Step 4: Room temperature 2 to 3 mir Number of cycles: 5 times Recovery after the test: 24±2 hrs (Class 1) 48±4 hrs (Class 2)
15.Damp Heat (steady state)	Appearance: No abnormality Capacitance change: Within ±5% or ±0.5pF, whichever is larger. Q: C≥30 pF : Q≥350 10≤C<30 pF: Q≥275 +2.5C C<10 pF : Q≥200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within ±0.5pF, Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: 50 M Ω μ F or 1000 M Ω whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ:Within $\pm 12.5\%$ C(X6S) Within $\pm 25\%$ C(X5S),E,F Within $\pm 30\%$ Note 4 $\tan \delta$: BJ: 5.0% max. C, E, F: 11.0% max. Insulation resistance: $50~\mathrm{M}\Omega~\mathrm{\mu}\mathrm{F}$ or $1000~\mathrm{M}\Omega$ whichever is smaller. Note 5	Multilayer: Preconditioning: Thermal treatment (at 150°C for 1 hr) (Applicable to Class 2.) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 +24 hrs Recovery: Recovery for the following period under the star dard condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 +24 hrs Recovery: Recovery for the following period under the star dard condition after the removal from test chamber. 24±2 hrs (Class 1)

Multilayer Ceramic Capacitor Chips

		Specifie			
Item	Temperature Compensating (Class 1)		High Permittivity (Class 2)		Test Methods and Remarks
	Standard	High Frequency Type	Standard Note1	High Value	
6.Loading under Damp Heat	Appearance: No abnormality Capacitance change: Within \pm 7.5% or \pm 0.75pF, whichever is larger. Q: C≥30 pF: Q≥200 C<30 pF: Q≥100 + 10C/3 C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: C=2 pF: Within ±0.4 pF C>2 pF: Within ±0.75 pF C: Nominal capacitance Insulation resistance: 500 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ tan δ : B: 5.0% max. F: 7.5% max. Note 4 Insulation resistance: $25 \text{ M}\Omega \mu\text{F}$ or 500 M Ω , whichever is the smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ C.E.F: Within $\pm 30\%$ Note 4 tans: BJ: 5.0%max. C.E.F: 11%max. Insulation resistance: 25 M Ω μ F or 500 M Ω , whichever is the smaller. Note 5	According to JIS C 5102 Clause 9.9. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature: 40±2°C Humidity: 90 to 95% RH Duration: 500 +24 hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. (Class 1,2 Recovery: Recovery for the following period under the stand condition after the removal from test chamber. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 60±2°C Humidity: 90 to 95% RH Duration: 500 +20 hrs Applied voltage: Rated voltage Charge and discharge current: 50mA max. Recovery: 24±2 hrs of recovery under the standard co tion after the removal from test chamber.
7.Loading at High Temperature	Appearance: No abnormality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Q: C≥30 pF: Q≥350 10≤C<30 pF: Q≥275 +2.5C C<10 pF: Q≥200 + 10C C: Nominal capacitance Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: Within ±3% or ±0.3pF, whichever is larger. Insulation resistance: 1000 MΩ min.	Appearance: No abnormality Capacitance change: B: Within $\pm 12.5\%$ F: Within $\pm 30\%$ Note 4 $\tan \delta$: B: 4.0% max. F: 7.5% max. Insulation resistance: $50 \ \mathrm{M}\Omega \ \mu\mathrm{F}$ or $1000 \ \mathrm{M}\Omega$, whichever is smaller. Note 5	Appearance: No abnormality Capacitance change: BJ: Within $\pm 12.5\%$ Within $\pm 25\%$ % Within $\pm 25\%$ (X6S) Within $\pm 30\%$ (X5S) E, F: Within $\pm 30\%$ Note 4 tan δ : BJ: 5.0%max. C, F, F: 11%max. Insulation resistance: 50 M Ω μ F or 1000 M Ω , whichever is smaller. Note 5	According to JIS C 5102 clause 9.10. Multilayer: Preconditioning: Voltage treatment (Class 2) Temperature:125±3°C(Class 1, Class 2: B, BJ(X7R)) 85±2°C (Class 2: BJ,F) Duration: 1000 ⁺⁴⁸ hrs Applied voltage: Rated voltage×2 Note 6 Recovery: Recovery for the following period under the s dard condition after the removal from test chamber. As for Ni product, thermal treatment shall be perforiprior to the recovery. 24±2 hrs (Class 1) 48±4 hrs (Class 2) High-Frequency Multilayer: Temperature: 125±3°C (Class 1) Duration: 1000 ⁺⁴⁸ hrs Applied voltage: Rated voltage×2 Recovery: 24±2 hrs of recovery under the standard continuation after the removal from test chamber.

Note 1 For 105 type, specified in "High value".

Note 2 Thermal treatment (Multilayer): 1 hr of thermal treatment at 150 +0 /-10 °C followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement.

Note 3 Voltage treatment (Multilayer): 1 hr of voltage treatment under the specified temperature and voltage for testing followed by 48±4 hrs of recovery under the standard condition shall be performed before the measurement.

Note 4, 5 The figure indicates typical inspection. Please refer to individual specifications.

Note 6 Some of the parts are applicable in rated voltage×1.5. Please refer to individual specifications.

Note on standard condition: "standard condition" referred to herein is defined as follows: 5 to 35°C of temperature, 45 to 85% relative humidity, and 86 to 106kPa of air pressure.

When there are questions concerning measurement results: In order to provide correlation data, the test shall be conducted under condition of 20±2°C of temperature, 60 to 70% relative humidity, and 86 to 106kPa of air pressure.

Stages	Precautions	Technical considerations
Circuit Design	Verification of operating environment, electrical rating and performance 1. A malfunction in medical equipment, spacecraft, nuclear reactors, etc. may cause serious harm to human life or have severe social ramifications. As such, any capacitors to be used in such equipment may require higher safety and/or reliability considerations and should be clearly differentiated from components used in general purpose applications. Operating Voltage (Verification of Rated voltage) 1. The operating voltage for capacitors must always be lower than their rated values. If an AC voltage is loaded on a DC voltage, the sum of the two peak voltages should be lower than the rated value of the capacitor chosen. For a circuit where both an AC and a pulse voltage may be present, the sum of their peak voltages should also be lower than the capacitor's rated voltage. 2. Even if the applied voltage is lower than the rated value, the reliability of capacitors might be reduced if either a high frequency AC voltage or a pulse voltage having rapid rise time is	
2.PCB Design	Pattern configurations (Design of Land-patterns) 1. When capacitors are mounted on a PCB, the amount of solder used (size of fillet) can directly affect capacitor performance. Therefore, the following items must be carefully considered in the design of solder land patterns: (1) The amount of solder applied can affect the ability of chips to withstand mechanical stresses which may lead to breaking or cracking. Therefore, when designing land-patterns it is necessary to consider the appropriate size and configuration of the solder pads which in turn determines the amount of solder necessary to form the fillets. (2) When more than one part is jointly soldered onto the same land or pad, the pad must be designed so that each component's soldering point is separated by solder-resist.	1.The following diagrams and tables show some examples of recommended patterns prevent excessive solder amourts.(larger fillets which extend above the component exterminations) Examples of improper pattern designs are also shown. (1) Recommended land dimensions for a typical chip capacitor land patterns for PCI Land pattern Chip capacitor Chip capacitor Solder-resist Chip capacitor Chip capacitor Chip capacitor Solder-resist Chip capacitor Type 107 212 316 325 L 1.6 2.0 3.2 3.2 Size W 0.8 1.25 1.6 2.5 A 0.8~1.0 1.0~1.4 1.8~2.5 1.8~2.5 B 0.5~0.8 0.8~1.5 0.8~1.7 0.8~1.7 C 0.6~0.8 0.9~1.2 1.2~1.6 1.8~2.5
		Recommended land dimensions for reflow-soldering (unit: mm) Type

Stages	Precautions		Technical consid	derations
2.PCB Design		(2) Examples of	of good and bad solder applicat	tion
		Items	Not recommended	Recommended
		Mixed mounting of SMD and leaded components	Lead wire of component	Solder-resist
		Component placement close to the chassis	Chassis Solder(for grounding)	Solder-resist
		Hand-soldering of leaded components near mounted components	Lead wire of component- Soldering iron	Solder-resist
		Horizontal component placement		Solder-resist
	Pattern configurations (Capacitor layout on panelized [breakaway] PC boards) 1. After capacitors have been mounted on the boards, chips can	1		apacitor layout; SMD capacitors should be stresses from board warp or deflection.
	be subjected to mechanical stresses in subsequent manufac-		Not recommended	Recommended
	turing processes (PCB cutting, board inspection, mounting of additional parts, assembly into the chassis, wave soldering the reflow soldered boards etc.) For this reason, planning pattern configurations and the position of SMD capacitors should be carefully performed to minimize stress.	Deflection of the board		Position the component at a right angle to the direction of the mechanical stresses that are anticipated.
	sindle se datain, performed to minimize deced.	of mechanical	•	board, it should be noted that the amount nding on capacitor layout. The example sign.
		Perforati	E	D
		the capacitors	can vary according to the me	ions, the amount of mechanical stress or thod used. The following methods are ressful: push-back, slit, V-grooving, and yout must also consider the PCB splitting

procedure.

Stages	Precautions	Technical considerations
Considerations for auto- matic placement	Adjustment of mounting machine 1. Excessive impact load should not be imposed on the capacitors when mounting onto the PC boards. 2. The maintenance and inspection of the mounters should be conducted periodically.	1. If the lower limit of the pick-up nozzle is low, too much force may be imposed on the capacitors, causing damage. To avoid this, the following points should be considered before lowering the pick-up nozzle: (1)The lower limit of the pick-up nozzle should be adjusted to the surface level of the Follower limit of the pick-up nozzle should be adjusted to the surface level of the Follower limit of the pick-up for deflection of the board. (2)The pick-up pressure should be adjusted between 1 and 3 N static loads. (3)To reduce the amount of deflection of the board caused by impact of the pick-up nozzle supporting pins or back-up pins should be used under the PC board. The following digrams show some typical examples of good pick-up nozzle placement:
		Not recommended Recommended
		Single-sided mounting Supporting pin
		Double-sided mounting Solder peeling Cracks Supporting pin
		As the alignment pin wears out, adjustment of the nozzle height can cause chipping cracking of the capacitors because of mechanical impact on the capacitors. To averthis, the monitoring of the width between the alignment pin in the stopped position, a maintenance, inspection and replacement of the pin should be conducted periodically
	Selection of Adhesives 1. Mounting capacitors with adhesives in preliminary assembly, before the soldering stage, may lead to degraded capacitor characteristics unless the following factors are appropriately checked; the size of land patterns, type of adhesive, amount applied, hardening temperature and hardening period. Therefore, it is imperative to consult the manufacturer of the adhesives on proper usage and amounts of adhesive to use.	1. Some adhesives may cause reduced insulation resistance. The difference between shrinkage percentage of the adhesive and that of the capacitors may result in stress on the capacitors and lead to cracking. Moreover, too little or too much adhesive appl to the board may adversely affect component placement, so the following precautic should be noted in the application of adhesives. (1) Required adhesive characteristics a. The adhesive should be strong enough to hold parts on the board during the mounting solder process. b. The adhesive should have sufficient strength at high temperatures. c. The adhesive should have good coating and thickness consistency. d. The adhesive should be used during its prescribed shelf life. e. The adhesive should harden rapidly f. The adhesive must not be contaminated. g. The adhesive should have excellent insulation characteristics. h. The adhesive should not be toxic and have no emission of toxic gasses.
		(2)The recommended amount of adhesives is as follows; Figure 212/316 case sizes as examples a 0.3mm min b 100 ~120 µm c Adhesives should not contact the pad
		Amount of adhesive After capacitors are bonded

Stages	Precautions	Technical considerations
4. Soldering	Selection of Flux 1. Since flux may have a significant effect on the performance of capacitors, it is necessary to verify the following conditions prior to use; (1)Flux used should be with less than or equal to 0.1 wt% (equivelent to chroline) of halogenated content. Flux having a strong acidity content should not be applied. (2)When soldering capacitors on the board, the amount of flux applied should be controlled at the optimum level. (3)When using water-soluble flux, special care should be taken to properly clean the boards.	1-1. When too much halogenated substance (Chlorine, etc.) content is used to activate the flux, or highly acidic flux is used, an excessive amount of residue after soldering may lead to corrosion of the terminal electrodes or degradation of insulation resistance on the surface of the capacitors. 1-2. Flux is used to increase solderability in flow soldering, but if too much is applied, a large amount of flux gas may be emitted and may detrimentally affect solderability. To minimize the amount of flux applied, it is recommended to use a flux-bubbling system. 1-3. Since the residue of water-soluble flux is easily dissolved by water content in the air, the residue on the surface of capacitors in high humidity conditions may cause a degradation of insulation resistance and therefore affect the reliability of the components. The cleaning methods and the capability of the machines used should also be considered carefully when selecting water-soluble flux.
	Soldering Temperature, time, amount of solder, etc. are specified in accordance with the following recommended conditions.	1-1. Preheating when soldering Heating: Ceramic chip components should be preheated to within 100 to 130°C of the soldering. Cooling: The temperature difference between the components and cleaning process should not be greater than 100°C. Ceramic chip capacitors are susceptible to thermal shock when exposed to rapid or concentrated heating or rapid cooling. Therefore, the soldering process must be conducted with great care so as to prevent malfunction of the components due to excessive thermal shock.
	And please contact us about peak temperature when you use lead-free paste.	Recommended conditions for soldering [Reflow soldering] Temperature profile Temperature To sec max **Ceramic hip components should be preheated to within 100 to 130° of the soldering for 2 times. Temperature Temperature Temperature To sec max **Ceramic hip components should be preheated to within 100 to 130° of the soldering for 2 times. The ideal condition is to have solder mass (fillet) controlled to 1/2 to 1/3 of the thickness of the capacitor, as shown below:
		2. Because excessive dwell times can detrimentally affect solderability, soldering duration should be kept as close to recommended times as possible. [Wave soldering] Temperature profile Temperature (C) 300 Peak 260°C max Preheating 200 Preheating 100 120 sec min 300 Preheating 100 120 sec min 300 Seconds **Ceramic chip components should be preheated to within 100 to 130°C of the soldering. **Assured to be wave soldering for 1 time. **Except for reflow soldering type.
		Caution 1. Make sure the capacitors are preheated sufficiently. 2. The temperature difference between the capacitor and melted solder should not be greater than 100 to 130°C 3. Cooling after soldering should be as gradual as possible. 4. Wave soldering must not be applied to the capacitors designated as for reflow soldering only.

Stages	Precautions	Technical considerations
4. Soldering		Temperature profile Temperature (C) 300 400 400 400 400 3 sec max 3 sec max 3 sec max 3 sec max 400 400 400 400 400 400 400 4
5.Cleaning	Cleaning conditions 1. When cleaning the PC board after the capacitors are all mounted, select the appropriate cleaning solution according to the type of flux used and purpose of the cleaning (e.g. to remove soldering flux or other materials from the production process.) 2. Cleaning conditions should be determined after verifying, through a test run, that the cleaning process does not affect the capacitor's characteristics.	1. The use of inappropriate solutions can cause foreign substances such as flux residue to adhere to the capacitor or deteriorate the capacitor's outer coating, resulting in a degradation of the capacitor's electrical properties (especially insulation resistance). 2. Inappropriate cleaning conditions (insufficient or excessive cleaning) may detrimentally affect the performance of the capacitors. (1)Excessive cleaning In the case of ultrasonic cleaning, too much power output can cause excessive vibration of the PC board which may lead to the cracking of the capacitor or the soldered portion, or decrease the terminal electrodes' strength. Thus the following conditions should be carefully checked; Ultrasonic output Below 20 W/ℓ Ultrasonic frequency Below 40 kHz Ultrasonic washing period 5 min. or less
6.Post cleaning processes	1. With some type of resins a decomposition gas or chemical reaction vapor may remain inside the resin during the hardening period or while left under normal storage conditions resulting in the deterioration of the capacitor's performance. 2. When a resin's hardening temperature is higher than the capacitor's operating temperature, the stresses generated by the excess heat may lead to capacitor damage or destruction. The use of such resins, molding materials etc. is not recommended.	
7.Handling	Breakaway PC boards (splitting along perforations) 1. When splitting the PC board after mounting capacitors and other components, care is required so as not to give any stresses of deflection or twisting to the board. 2. Board separation should not be done manually, but by using the appropriate devices. Mechanical considerations 1. Be careful not to subject the capacitors to excessive mechanical shocks. (1) If ceramic capacitors are dropped onto the floor or a hard surface, they should not be used. (2) When handling the mounted boards, be careful that the mounted components do not come in contact with or bump against other boards or components.	

Stages	Precautions	Technical considerations
8.Storage conditions	Storage 1. To maintain the solderability of terminal electrodes and to keep the packaging material in good condition, care must be taken to control temperature and humidity in the storage area. Humidity should especially be kept as low as possible. Recommended conditions Ambient temperature Below 40°C Humidity Below 70% RH The ambient temperature must be kept below 30°C. Even under ideal storage conditions capacitor electrode solderability decreases as time passes, so should be used within 6 months from the time of delivery. Ceramic chip capacitors should be kept where no chlorine or sulfur exists in the air. 2. The capacitance value of high dielectric constant capacitors (type 2 &3) will gradually decrease with the passage of time, so this should be taken into consideration in the circuit design. If such a capacitance reduction occurs, a heat treatment of 150°C for 1hour will return the capacitance to its initial level.	If the parts are stored in a high temperature and humidity environment, problems such as reduced solderability caused by oxidation of terminal electrodes and deterioration of taping/packaging materials may take place. For this reason, components should be used within 6 months from the time of delivery. If exceeding the above period, please check solderability before using the capacitors.