## IRAUDAMP7S

## 25W-500W Scalable Output Power <br> Class D Audio Power Amplifier Reference Design Using the IRS2092S Protected Digital Audio Driver

By
Jun Honda, Manuel Rodríguez, Liwei Zheng


## CAUTION:

International Rectifier suggests the following guidelines for safe operation and handling of IRAUDAMP7S Demo Board:

- Always wear safety glasses whenever operating Demo Board
- Avoid personal contact with exposed metal surfaces when operating Demo Board
- Turn off Demo Board when placing or removing measurement probes


## REFERENCE DESIGN

Item Table of Contents Page
1 Introduction of scalable design ..... 3
2 Power table values for each power model ..... 4
3 Specifications ..... 4-5
4 Connection setup ..... 6
5 Test procedure ..... 7
6 Performance and test graphs ..... 8-13
7 Clipping characteristics ..... 14
8 Efficiency ..... 14-16
9 Thermal considerations ..... 16
10 PSRR, half bridge, full bridge ..... 16-17
11 Short circuit response ..... 17-18
12 IRAUDAMP7S Overview ..... 18-19
13 Functions Descriptions ..... 20-22
14 Selectable dead Time ..... 22
15 Protection Features ..... 23-25
16 Click and pop noise control ..... 25
17 Bus pumping ..... 26-27
18 Bridged configuration ..... 27
19 Input signal and Gain ..... 29
20 Gain settings ..... 29
21 Schematics ..... 30-32
22 Bill of Materials ..... 33-36
23 IRAUDAMP7S models differential table ..... 37
24 Hardware ..... 38-39
25 PCB specifications ..... 40
26 Assembly Drawings. ..... 41
27 Revision changes descriptions ..... 42

## Introduction

The IRAUDAMP7S reference design is a two-channel Class $D$ audio power amplifier that features output power scalability. The IRAUDAMP7S offers selectable half-bridge (stereo) and full-bridge (bridged) modes.

This reference design demonstrates how to use the IRS2092 Class D audio driver IC, along with IR's digital audio dual MOSFETs, such as IRFI4024H-117P, IRFI4019H-117P, IRFI4212H-117P and IRFI4020H-117P, on a single layer PCB. The design shows how to implement peripheral circuits on an optimum PCB layout using a single sided board.

The resulting design requires a small heatsink for normal operation (one-eighth of continuous rated power). The reference design provides all the required housekeeping power supplies and protections.

## Unless otherwise noted, this user's manual is based on 150V model, IRAUDAMP7S-150.

Other output power versions can be configured by replacing components given in the component selection of Table 5 on page 36

## Applications

- AV receivers
- Home theater systems
- Mini component stereos
- Powered speakers
- Sub-woofers
- Musical Instrument amplifiers
- Automotive after market amplifiers


## Features

Output Power:
Residual Noise:
Distortion:
Efficiency:
Multiple Protection Features:

Scalable output power from 25W-500W (see Table 1)
$200 \mu \mathrm{~V}$, IHF-A weighted, AES-17 filter
0.007 \% THD+N @ 60W, $4 \Omega$
$90 \%$ @ 500W, $8 \Omega$, Class D stage
Over-current protection (OCP), high side and low side MOSFET Over-voltage protection (OVP),
Under-voltage protection (UVP), high side and low side MOSFET DC-protection (DCP),
Over-temperature protection (OTP)
PWM topology:

Table 1 IRAUDAMP7S Specification Table Series

|  |  |  | Model Name |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item |  | AMP7S-55 | AMP7S-100 | AMP7S-150 | AMP7S-200 |  |
| IR Power <br> MOSFET | FET1A, <br> FET1B | $\underline{I R F I 4024 \mathrm{H}-117 \mathrm{P}}$ | $\underline{I R F I 4212 \mathrm{H}-117 \mathrm{P}}$ | $\underline{\text { IRFI4019H-117P }}$ | $\underline{\text { IRFI4020H-117P }}$ |  |
| Half Bridge | $8 \Omega$ | $25 \mathrm{~W} \times 2$ | $60 \mathrm{~W} \times 2$ | $125 \mathrm{~W} \times 2$ | $250 \mathrm{~W} \times 2$ |  |
|  | $4 \Omega$ | $50 \mathrm{~W} \times 2$ | $120 \mathrm{~W} \times 2$ | $250 \mathrm{~W} \times 2$ | Not Supported |  |
| Full Bridge | $8 \Omega$ | $100 \mathrm{~W} \times 1$ | $240 \mathrm{~W} \times 1$ | $500 \mathrm{~W} \times 1$ | Not Supported |  |
| Nominal <br> Supply <br> Voltage | $+\mathrm{B},-\mathrm{B}$ | $\pm 25 \mathrm{~V}$ | $\pm 35 \mathrm{~V}$ | $\pm 50 \mathrm{~V}$ | $\pm 70 \mathrm{~V}$ |  |
| Min/Max <br> Supply <br> Voltage | $+\mathrm{B},-\mathrm{B}$ | $\pm 20 \mathrm{~V} \sim \pm 28 \mathrm{~V}$ | $\pm 28 \mathrm{~V} \sim \pm 45 \mathrm{~V}$ | $\pm 45 \mathrm{~V} \sim \pm 60 \mathrm{~V}$ | $\pm 60 \mathrm{~V} \sim \pm 80 \mathrm{~V}$ |  |
| Voltage <br> Gain | GV | 20 | 30 | 36 | 40 |  |

## Notes:

- All the power ratings are at clipping power (THD+N = $1 \%$ ). To estimate power ratings at THD $+\mathrm{N}=10 \%$, multiply them by 1.33
- See Table 5 on page 36 for the complete listing of components table.


## Specifications

General Test Conditions for IRAUDAMP7S-150 (unless otherwise noted) Notes / Conditions

| Power Supply Voltages |  | $\pm 50 \mathrm{~V}$ |
| :--- | :--- | :--- |
| Load Impedance |  | $4 \Omega$ |
| Self-Oscillating Frequency |  | 400 kHz |
| Voltage Gain |  | 36 |

Electrical Data Typical Notes / Conditions

| IR Devices Used | IRS2092, Protected digital audio driver <br> IRFI4024H-117P, IRFI4019H-117P, IRFI4212H-117P, IRFI4020H- <br> 117P Digital audio MOSFETs |  |
| :--- | :---: | :--- |
| Self-oscillating, second order sigma-delta modulation, analog input |  |  |
| PWM Modulator | $\pm 45 \mathrm{~V}$ to $\pm 60 \mathrm{~V}$ | Or see table 1 above |
| Power Supply Range | 300 W | 1 kHz |
| Output Power CH1-2: $(1 \%$ THD +N$)$ | 400 W | 1 kHz |
| Output Power CH1-2: $(10 \%$ THD +N$)$ | $8-4 \Omega$ | Resistive load |
| Rated Load Impedance | $+50 \mathrm{mAl} / 80 \mathrm{~mA}$ | No input signal |
| Standby Supply Current | 7 W | No input signal |
| Total Idle Powe Consumption | $90 \%$ | Single-channel driven, 250W |
| Channel Efficiency |  |  |

## REFERENCE DESIGN

Audio Performance

|  | Before <br> Demodulator | Class D <br> Output | Notes / Conditions |
| :--- | :---: | :---: | :--- |
| THD+N, 1W | $0.01 \%$ | $0.02 \%$ |  |
| THD+N, 10W | $0.005 \%$ | $0.007 \%$ | 1 kHz , Single-channel driven |
| THD+N, 60 W | $0.005 \%$ | $0.007 \%$ |  |
| THD+N, 100W | $0.007 \%$ | $0.008 \%$ |  |
| Dynamic Range | 101 dB | 101 dB | A-weighted, AES-17 filter, <br> Single-channel operation |
|  |  |  | $20 \mathrm{~Hz}-20 \mathrm{kHz}$, AES17 filter |
| Residual Noise | $200 \mu \mathrm{~V}$ | $200 \mu \mathrm{~V}$ | Self-oscillating frequency <br> 400 kHz |
| Damping Factor | 2000 | 120 | 1 kHz, relative to $4 \Omega$ load |
|  | 95 dB | 90 dB | 100 Hz |
| Channel Separation | 85 dB | 80 dB | 1 kHz |
|  | 75 dB | 65 dB | 10 kHz |
| Frequency Response : $20 \mathrm{~Hz}-$ | $20 \mathrm{~Hz}-35 \mathrm{kHz}$ | $\pm 3 \mathrm{~dB}$ | $1 \mathrm{~W}, 4 \Omega-8 \Omega$ Load |
| 20 kHz |  |  |  |

Thermal Performance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Condition | Typical | Notes / Conditions |
| :--- | :--- | :--- |
| Idling | $\mathrm{T}_{\mathrm{C}}=30^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\mathrm{PCB}}=37^{\circ} \mathrm{C}$ | No signal input |
| $2 \mathrm{ch} \times 31 \mathrm{~W}(1 / 8$ rated power) | $\mathrm{T}_{\mathrm{C}}=54^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\mathrm{PCB}}=67^{\circ} \mathrm{C}$ |  |
| $2 \mathrm{ch} \times 250 \mathrm{~W}$ (Rated power) | $\mathrm{T}_{\mathrm{C}}=80^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\mathrm{PCB}}=106^{\circ} \mathrm{C}$ | OTP shutdown after 150 s |

Physical Specifications

| Dimensions | $5.7^{\prime \prime}(\mathrm{L}) \times 4 "(\mathrm{~W}) \times 1.25 "(\mathrm{H})$ <br> $145 \mathrm{~mm}(\mathrm{~L}) \times 100 \mathrm{~mm}(\mathrm{~W}) \times 35 \mathrm{~mm}(\mathrm{H})$ <br> Weight |
| :--- | :--- |

## Test Setup



Fig 1 Typical Test Setup

## Connector Description

| CH1 IN | RCA1A | Analog input for CH 1 |
| :--- | :---: | :--- |
| CH2 IN | RCA1B | Analog input for CH 2 |
| SUPPLY | CNN1 | Positive and negative supply (+B /-B) |
| CH1 OUT | SPK1A | Output for CH 1 |
| CH2 OUT | SPK1B | Output for CH 2 |

## Switches Descriptions

| S1 | Shutdown PWM |
| :--- | :--- |
| S300 | Half bridge / Full bridge select |

Indicator Description

| LED1A, B | PWM (presence of low side gate signal) |
| :--- | :--- |
| LED2A,B | Protection |

## REFERENCE DESIGN

## Test Procedures

## Test Setup:

1. On the unit under test (UUT), set switch S1 to OFF and S300 to Stereo positions.
2. Connect $4 \Omega-200 \mathrm{~W}$ dummy loads to output connectors, SPKR1A and SPKR1B, as shown on Fig 1.
3. Set up a dual power supply $\pm 50 \mathrm{~V}$ with 5 A current limit
4. Turn OFF the dual power supply before connecting to UUT.
5. Connect the dual power supply to CNN1, as shown in Fig 1.

## Power up:

6. Turn ON the dual power supply. The $\pm B$ supplies must be applied and removed at the same time.
7. The red LEDs (Protections) turn ON immediately and stay on as long as S 1 is in OFF position. Blue LEDs stay OFF.
8. Quiescent current for the positive and negative supplies must be less than 50 mA , while S1 is in OFF position. Under this condition, IRS2092 is in shutdown mode.
9. Slide S1 to ON position; after one second delay, the two blue LEDs turn ON and the red LEDs turns off. The two blue LEDs indicate that PWM oscillation is present. This transition delay time is controlled by CSD pin of IRS2092, capacitor CP3
10. Under the normal operating condition with no input signal applied, quiescent current for the positive supply must be less than 50 mA ; the negative supply current must be less than 100 mA .

## Switching Frequency Test:

11. With an oscilloscope, monitor switching waveform at test points VS1 \& VS2 Adjust P1A \& P1B to change self oscillating frequency to $400 \mathrm{kHz} \pm 25 \mathrm{kHz}$.
Note: To change self-oscillating switching frequency, Adjust the potentiometer resistances of P11A and P11B for CH 1 and CH 2 respectively.

## Audio Functionality Tests:

12. Set the signal generator to $1 \mathrm{kHz}, 20 \mathrm{mV}$ RMS output.
13. Connect audio signal generators to RCA1A and RCA1B.
14. Sweep the audio signal voltage from $15 \mathrm{mV}_{\mathrm{RMS}}$ to $1 \mathrm{~V}_{\mathrm{RMS}}$.
15. Monitor the output signals at SPK1A/B with an oscilloscope. Waveform must be a non distorted sinusoidal signal.
16. Observe $1 \mathrm{~V}_{\mathrm{RMS}}$ input generates output voltage of $36 \mathrm{~V}_{\mathrm{RMS}}$. The ratio, $\mathrm{R} 8 /(\mathrm{R} 7+\mathrm{R} 2)$, determines the voltage gain of IRAUDAMP7S.
17. Set switch S300 to Bridged position.
18. Observe that voltage gain doubles.

## REFERENCE DESIGN

## Test Setup using Audio Precision (Ap):

19. Use unbalance-floating signal generator outputs.
20. Use balanced inputs taken across output terminals, SPKR1A and SPKR1B.
21. Connect Ap frame ground to GND in terminal CNN1.
22. Place AES-17 filter for all the testing except frequency response.
23. Use signal voltage sweep range from $15 \mathrm{mV}_{\text {RMs }}$ to $1 \mathrm{~V}_{\mathrm{Rms}}$.
24. Run Ap test programs for all subsequent tests as shown in Fig 2- Fig 13 below.

## Test Results



Fig 2 IRAUDAMP7S-55, THD+N versus Power, Stereo, $4 \Omega$


Fig 3 IRAUDAMP7S-100, THD+N versus Power, Stereo, $4 \Omega$

$\pm$ B Supply $= \pm 35 \mathrm{~V}, 8 \Omega$ Resistive Load, Bridged
Fig 4 IRAUDAMP7S-100, THD+N versus Power, Bridged, $8 \Omega$


Fig 5 IRAUDAMP7S-150, THD+N versus Power, Stereo, $4 \Omega$

$\pm$ B Supply $= \pm 50 \mathrm{~V}, 8 \Omega$ Resistive Load
Fig 6 IRAUDAMP7S-150, THD+N versus Power, Bridged $8 \Omega$
$\%$


Red $=\mathrm{CH} 1$, Blue $=\mathrm{CH} 2$
$\pm$ Supply $= \pm 70 \mathrm{~V}, 8 \mathbf{R}$ Resistive Load
Fig 7 IRAUDAMP7S-200, THD+N versus Power, Stereo $8 \Omega$



Fig 9 IRAUDAMP7S-150, THD+N versus Frequency, $4 \Omega$


Fig 10 IRAUDAMP7S-150, 1 kHz - 1 V Output Spectrum, Stereo


Fig 11 IRAUDAMP7S-150, 1 kHz-1V Output Spectrum, Bridged


Fig 12 IRAUDAMP7S-150 Noise Floor

## REFERENCE DESIGN

## Clipping characteristics



Measured Output and Distortion Waveforms
Fig 13 Clipping Characteristics

## Efficiency

Figs 14-19 show efficiency characteristics of the IRAUDAMP7S. The high efficiency is achieved by following major factors:

1) Low conduction loss due to the dual FETs offering low $R_{D S(O N)}$
2) Low switching loss due to the dual FETs offering low input capacitance for fast rise and fall times
3) Secure dead-time provided by the IRS2092, avoiding cross-conduction


Fig 14 Efficiency versus Output Power, IRAUDAMP7S-55, $4 \Omega$, Stereo


Fig 15 Efficiency versus Output Power, IRAUDAMP7S-100, $4 \Omega$, Stereo


Fig 16 Efficiency versus Output Power, IRAUDAMP7S-100, $8 \Omega$, Bridged


Fig 17 Efficiency versus Output Power, IRAUDAMP7S-150, $4 \Omega$, Stereo

## REFERENCE DESIGN



Fig 18 Efficiency versus Output Power, IRAUDAMP7S-150, $8 \Omega$, Bridged


Fig 19 Efficiency versus Output Power, IRAUDAMP7S-200, 8 』, Stereo

## Thermal Considerations

With this high efficiency, the IRAUDAMP7S design can handle one-eighth of the continuous rated power, which is generally considered to be a normal operating condition for safety standards, without additional heatsink or forced air-cooling.

## Power Supply Rejection Ratio (PSRR)

The IRAUDAMP7S obtains good power supply rejection ratio of -65 dB at 1 kHz shown in Fig 20. With this high PSRR, IRAUDAMP7S accepts any power supply topology as far as the supply voltages fit in the min and max range.
d
$B$


Red: VAA \& VSS are fed by +/-B bus
Green: VAA \& VSS are fed by external +/-5 V regulated power supplies.
Fig 20 IRAUDAMP7S Power Supply Rejection Ratio

## Short Circuit Protection Response

Figs 21-23 show over current protection reaction time of the IRAUDAMP7S in a short circuit event. As soon as the IRS2092 detects over current condition, it shuts down PWM. After one second, the IRS2092 tries to resume the PWM. If the short circuit persists, the IRS2092 repeats try and fail sequences until the short circuit is removed.


Fig 21 Positive and Negative OCP Waveforms

## REFERENCE DESIGN



Fig 22 OCP Response with Continuous Short Circuit

## Actual Reaction Time



Fig. 23 High and Low Side OCP current waveform reaction time

## IRAUDAMP7S Overview

The IRAUDAMP7S features a self-oscillating type PWM modulator for the lowest component count, highest performance and robust design. This topology represents an analog version of a second-order sigma-delta modulation having a Class D switching stage inside the loop. The

## REFERENCE DESIGN

benefit of the sigma-delta modulation, in comparison to the carrier-signal based modulation, is that all the error in the audible frequency range is shifted to the inaudible upper-frequency range by nature of its operation. Also, sigma-delta modulation allows a designer to apply a sufficient amount of error correction.

The IRAUDAMP7S self-oscillating topology consists of following essential functional blocks.

- Front-end integrator
- PWM comparator
- Level shifters
- Gate drivers and MOSFETs
- Output LPF


## Integrator

Referring to Fig 24 below, the input operational amplifier of the IRS2092 forms a front-end secondorder integrator with R7, C4, C6, P1, and R11. The integrator that receives a rectangular feedback signal from the PWM output via R8 and audio input signal via R7 generates quadratic carrier signal in COMP pin. The analog input signal shifts the average value of the quadratic waveform such that the duty cycle varies according to the instantaneous voltage of the analog input signal.

## PWM Comparator

The carrier signal in COMP pin is converted to PWM signal by an internal comparator that has threshold at middle point between VAA and VSS. The comparator has no hysteresis in its input threshold.

## Level Shifters

The internal input level-shifter transfers the PWM signal down to the low-side gate driver section. The gate driver section has another level-shifter that level shifts up the high-side gate signal to the high-side gate driver section.

## Gate Drivers and MOSFETs

The received PWM signal is sent to the dead-time generation block where a programmable amount of dead time is added into the PWM signal between the two gate output signals of LO and HO to prevent potential cross conduction across the output power MOSFETs. The high-side levelshifter shifts up the high-side gate drive signal out of the dead-time block.
The IRS2092 drives two MOSFETs, high- and low-sides, in the power stage providing the amplified PWM waveform.

## REFERENCE DESIGN

## Output LPF

The amplified PWM output is reconstructed back to analog signal by the output LC LPF. Demodulation LC low-pass filter (LPF) formed by L1 and C12, filters out the Class D switching carrier signal leaving the audio output at the speaker load. A single stage output filter can be used with switching frequencies of 400 kHz and greater; a design with a lower switching frequency may require an additional stage of LPF.


Fig 24 Simplified Block Diagram of IRAUDAMP7S Class D Amplifier

## Functional Descriptions

## IRS2092 Gate Driver IC

The IRAUDAMP7S uses IRS2092, a high-voltage (up to 200 V ), high-speed power MOSFET driver with internal dead-time and protection functions specifically designed for Class D audio amplifier applications. These functions include OCP and UVP. The IRS2092 integrates bidirectional over current protection for both high-side and low-side MOSFETs. The dead-time can be selected for optimized performance according to the size of the MOSFET, minimizing deadtime while preventing shoot-through. As a result, there is no gate-timing adjustment required externally. Selectable dead-time through the DT pin voltage is an easy and reliable function which requires only two external resistors, R26 and R27 as shown on Fig 25 below.

## REFERENCE DESIGN

The IRS2092 offers the following functions.

- PWM modulator
- Dead-time insertion
- Over current protection
- Under voltage protection
- Level shifters

Refer to IRS2092 datasheet and AN-1138 for more details.


Fig 25 System-level View of IRAUDAMP7S

## Self-Oscillating Frequency

Self-oscillating frequency is determined by the total delay time along the control loop of the system; the propagation delay of the IRS2092, the MOSFETs switching speed, the time-constant of front-end integrator (P1, R7, R11 R8, C4, C6, C7). Variations in +B and -B supply voltages also affect the self-oscillating frequency.

The self-oscillating frequency changes with the duty ratio. The frequency is highest at idling. It drops as duty cycle varies away from $50 \%$.

## REFERENCE DESIGN

## Adjustments of Self-Oscillating Frequency

Use P1 \& R11 to set different self-oscillating frequencies. The PWM switching frequency in this type of self-oscillating switching scheme greatly impacts the audio performance, both in absolute frequency and frequency relative to the other channels. In the absolute terms, at higher frequencies distortion due to switching-time becomes significant, while at lower frequencies, the bandwidth of the amplifier suffers. In relative terms, interference between channels is most significant if the relative frequency difference is within the audible range.

Normally, when adjusting the self-oscillating frequency of the different channels, it is suggested to either match the frequencies accurately, or have them separated by at least 25 kHz . Under the normal operating condition with no audio input signal, the switching-frequency is set around 400 kHz in the IRAUDAMP7S.

## Selectable Dead-time

The dead-time of the IRS2092 is set based on the voltage applied to the DT pin. Fig 26 lists the suggested component value for each programmable dead-time between 25 and 105 ns .
All the IRAUDAMP7S models use DT2 (45ns) dead-time.

| Dead-time Mode | R1 | R2 | DT/SD Voltage |
| :---: | :---: | :---: | :---: |
| DT1 | $<10 \mathrm{k}$ | Open | Vcc |
| DT2 | $5.6 \mathrm{k} \Omega$ | $4.7 \mathrm{k} \Omega$ | $0.46 \times \mathrm{Vcc}$ |
| DT3 | $8.2 \mathrm{k} \Omega$ | $3.3 \mathrm{k} \Omega$ | $0.29 \times \mathrm{Vcc}$ |
| DT4 | Open | $<10 \mathrm{k}$ | COM |

Recommended Resistor Values for Dead Time Selection



Fig 26 Dead-time Settings vs. $V_{D T}$ Voltage

## REFERENCE DESIGN

The IRS2092 integrates over current protection (OCP) inside the IC. The rest of the protections, such as over-voltage protection (OVP), under-voltage protection (UVP), speaker DC offset protection (DCP) and over temperature protection (OTP), are realized externally to the IRS2092 (Fig 27).

In the event that any of these external fault conditions are detected, the external shutdown circuit will disable the output by pulling down CSD pins, turning on red LEDs, and turning off blue LEDs (Fig 28). If the fault condition persists, the protection circuit stays in shutdown until the fault is removed. Once the fault is cleared, the blue LEDs turn on and red LEDs turn off.


Fig 27 DCP, OTP, UVP and OVP Protection Circuits


Fig 28 Simplified Functional Diagram of OCP and Associated LED Indicators

## REFERENCE DESIGN

## Over-Current Protection (OCP)

Low-Side Current Sensing

The low-side current sensing feature protects the low side MOSFET from an overload condition in negative load current by measuring drain-to-source voltage across $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ during its on state. OCP shuts down the switching operation if the drain-to-source voltage exceeds a preset trip level.
The voltage setting on the OCSET pin programs the threshold for low-side over-current sensing. When the VS voltage during low-side conduction gets higher than the OCSET voltage, the IRS2092 turns off outputs and pulls CSD down to -VSS.

## High-Side Current Sensing

The high-side current sensing protects the high side MOSFET from an overload condition in positive load current by measuring drain-to-source voltage across $\mathrm{R}_{\mathrm{DS}(\text { (ON })}$ during its on state. OCP shuts down the switching operation if the drain-to-source voltage exceeds a preset trip level.

High-side over-current sensing monitors drain-to-source voltage of the high-side MOSFET while it is in the on state through the CSH and VS pins. The CSH pin detects the drain voltage with reference to the VS pin, which is the source of the high-side MOSFET. In contrast to the low-side current sensing, the threshold of CSH pin to trigger OC protection is internally fixed at 1.2 V . An external resistive divider R19, R18 and R17 are used to program a threshold as shown in Fig 26. An external reverse blocking diode D4 is required to block high voltage feeding into the CSH pin during low-side conduction. By subtracting a forward voltage drop of 0.6 V at D 4 , the minimum threshold which can be set for the high-side is 0.6 V across the drain-to-source.

Table 2 Actual OCP table setting thresholds

| Function | Device | Amp7-55 | Amp7-100 | Amp7-150 | Amp7-200 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OCSET | R12A <br> R12B | 1.3 K | 3.9 K | 7.5 K | 5.1 K |
| Tested OCP current 25 ${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |
| CSH | R18A <br> R18B | 0.0 | 23 A | 30 A | 23 A |
| Tested OCP current 25 |  |  | 4.7 K | 9.1 K | 8.2 K |
| Peak load current <br> at rated power |  | 6.0 A | 8.7 A | 12.2 A | 8.9 A |

## Over-Voltage Protection (OVP)

OVP is provided externally to the IRS2092. OVP shuts down the amplifier if the bus voltage between GND and +B exceeds 75 V . The threshold is determined by a Zener diode Z100. OVP

## REFERENCE DESIGN

protects the board from harmful excessive supply voltages, such as due to bus pumping at very low frequency continuous output in stereo mode.

## Under-Voltage Protection (UVP)

UVP is provided externally to the IRS2092. UVP prevents unwanted audible noise output from unstable PWM operation during power up and down. UVP shuts down the amplifier if the bus voltage between GND and +B falls below a voltage set by Zener diode Z101.

## Speaker DC-Voltage Protection (DCP)

DCP protects speakers against DC output current feeding to its voice coil. DC offset detection detects abnormal DC offset and shuts down PWM. If this abnormal condition is caused by a MOSFET failure because one of the high-side or low-side MOSFETs short circuited and remained in the on state, the power supply needs to be cut off in order to protect the speakers. Output DC offset greater than $\pm 4 \mathrm{~V}$ triggers DCP.

## Offset Null (DC Offset) Adjustment

The IRAUDAMP7S requires no output-offset adjustment. DC offsets are tested to be less than $\pm 20$ mV .

## Over-Temperature Protection (OTP)

A NTC resistor, TH100 in Fig 25, is placed in close proximity to two dual MOSFETs on a heatsink to monitor heatsink temperature. If the heatsink temperature rises above $100^{\circ} \mathrm{C}$, the OTP shuts down both channels by pulling down CSD pins of the IRS2092. OTP recovers once the temperature has cooled down.

## ON-OFF Switch

OFF position of S1 forces the IRAUDAMP7S to stay in shutdown mode by pulling down the CSD pin. During the shutdown mode the output MOSFETs are kept off.

## Click and POP Noise Reduction

Thanks to the click and pop elimination function built into the IRS2092, IRAUDAMP7S does not use any additional components for this function.

## REFERENCE DESIGN

## Power Supply Requirements

For convenience, the IRAUDAMP7S has all the necessary housekeeping power supplies onboard and only requires a pair of symmetric power supplies. Power supply voltage depends on the model and is shown in the power selection in Table 1.

## House Keeping Power Supply

The internally-generated housekeeping power supplies include $\pm 5.6 \mathrm{~V}$ for analog signal processing, and +12 V supply $\left(\mathrm{V}_{\mathrm{cc}}\right)$ referred to negative supply rail -B for MOSFET gate drive. The VAA and VSS supplying floating input section are fed from +B and -B power stage bus supplies via R117 and R118, respectively. Gate driver section of IRS2092 uses VCC to drive gates of MOSFETs. The $\mathrm{V}_{\mathrm{cc}}$ is referenced to -B (negative power supply). D3 and CP6 form a bootstrap floating supply for the HO gate driver.

## Bus Pumping

When the IRAUDAMP7S is running in the stereo mode, bus pumping effect takes place with low frequency high output. Since the energy flowing in the Class $D$ switching stage is bi-directional, there is a period where the Class $D$ amplifier feeds energy back to the power supply. The majority of the energy flowing back to the supply is from the energy stored in the inductor in the output LPF. Usually, the power supply has no way to absorb the energy coming back from the load. Consequently the bus voltage is pumped up, creating bus voltage fluctuations.

Following conditions make bus pumping worse:

1. Lower output frequencies (bus-pumping duration is longer per half cycle)
2. Higher power output voltage and/or lower load impedance (more energy transfers between supplies)
3. Smaller bus capacitance (the same energy will cause a larger voltage increase)

The OVP protects IRAUDAMP7S from failure in case of excessive bus pumping. One of the easiest counter measures of bus pumping is to drive both of the channels in a stereo configuration out-of-phase so that one channel consumes the energy flow from the other and does not return it to the power supply. Bus voltage detection monitors only +B supply, assuming the bus pumping on the supplies is symmetric in +B and -B supplies.

There is no bus pumping effect in full bridge mode.

## REFERENCE DESIGN



Cyan: Positive Rail voltage (+B), Green: Speaker Output, Pink: Negative Rail voltage (-B)
Fig 29 Bus Pumping in Half Bridge Mode

## Bridged Configuration

By selecting S300 to Bridged position, the IRAUDAMP7S realizes full bridge mode, also known as bridge-tied-load, or BTL configuration. Full bridge operation is achieved by feeding out-of-phase audio input signals to the two input channels as shown in the Fig 30 below.

In bridged mode, IRAUDAMP7S receives audio input signal from channel A only. The on-board inverter feed out-of-phase signal to Channel B. The speaker output must be connected between $(+)$ of Channel A and (+) of Channel B in bridged mode.
In bridged mode, nominal load impedance is $8 \Omega$. (See power table in Table 1)


Fig 30 Bridged Configuration (BTL)

## REFERENCE DESIGN

## Load Impedance

Each channel is optimized for a $4 \Omega$ speaker load in half bridge and $8 \Omega$ load in full bridge.

## Output Filter Selection

Since the output filter is not included in the control loop of the IRAUDAMP7S, the control loop has no ability to compensate performance deterioration caused by the output filter. Therefore, it is necessary to understand what characteristics are preferable when designing the output filter.

1) The $D C$ resistance of the inductor should be minimized to $20 \mathrm{~m} \Omega$ or less.
2) The linearity of the output inductor and capacitor should be high with output current and voltage.

Fig 31 demonstrates THD performance difference with various inductors.


## REFERENCE DESIGN

## Input Signal and Gain Setting

A proper input signal is an analog signal ranging from 20 Hz to 20 kHz with up to $3 \mathrm{~V}_{\text {RMS }}$ amplitude with a source impedance of no more than $600 \Omega$. Input signal with frequencies from 30 kHz to 60 kHz may cause LC resonance in the output LPF, causing a large reactive current flowing through the switching stage, especially with greater than $8 \Omega$ load impedances, and the LC resonance can activate OCP.

The IRAUDAMP7S has an RC network called Zobel network ( R 30 and C 13 ) to damp the resonance and prevent peaking frequency response with light loading impedance. (Fig 32) The Zobel network is not thermally rated to handle continuous supersonic frequencies above 20 kHz . These supersonic input frequencies can be filtered out by adding R2 and C2 as shown on main schematic Fig 33 and Fig 34. This RC filter works also as an input RF filter to prevent potential radio frequency interferences.


Fig 32 Output Low Pass Filter and Zobel Network

## Gain Setting

The ratio of resistors R8/R2 in Fig 33 sets voltage gain. The IRAUDAMP7S has no on board volume control. To change the voltage gain, change the input resistor term R2. Changing R8 affects PWM control loop design and may result poor audio performance.

International IOR Rectifier


International IER Rectifier


Note: Components values narked on red or * are according to power table
Fig 34 Protection Schematic

International IgR Rectifier

## REFERENCE DESIGN



Fig 35 Bridge Preamp Schematic

## IRAUDAMP7S-150 Fabrication Materials

Table 3 IRAUDAMP7S-150 Electrical Bill of Materials

| Quantity | Value | Description | Designator | Digikey P/N | Vendor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 1nF,250V | $\begin{aligned} & \text { CAP CER 1000PF } 250 \mathrm{~V} \text { C0G } \\ & 5 \% \end{aligned}$ | C2A, C2B, C4A, C4B, C6A, C6B, C7A, C7B | 445-2325-1-ND | TDK Corporation |
| 4 | 150pF,250V | CAP CER 150PF 250V U2J | C8A, C8B, C9A, C9B | 490-5025-1-ND | Murata Electronics |
| 4 | 0.1uF,400V | CAP .10UF 400V METAL POLYPRO | $\begin{aligned} & \text { C10A, C10B, C13A, } \\ & \text { C13B } \end{aligned}$ | 495-1311-ND | EPCOS Inc |
| 4 | 0.1uF,100V | $\begin{aligned} & \text { CAP } \\ & \text { X7R } \end{aligned}$ | $\begin{array}{lll} \hline \text { C11A, } \\ \text { C14B } \end{array} \text { C11B, } \mathrm{C} 14 \mathrm{~A}, ~$ | PCC2239CT-ND | Panasonic - ECG |
| 2 | 0.47uF, 400V | CAP .47UF 400V METAL POLYPRO | C12A, C12B | 495-1315-ND | EPCOS Inc |
| 3 | 0.1uF, 10V | CAP CER 0.1UF 10V SL 5\% | C100, C300, C301 | 445-2686-1-ND | TDK Corporation |
| 1 | ED365/3 | TERMINAL 3POS PCB | CONN1 | ED2355-ND | On Shore <br> Technology Inc |
| 12 | 22uF | CAP 22UF 25V ELECT VR RADIAL | CP1A, CP1B, CP2A, <br> CP2B, CP4A, CP4B, <br> CP5A, CP5B, CP6A, <br> CP6B, CP101A,  <br> CP101B   | 493-1058-ND | Nichicon |
| 2 | 10uF, 16V | CAP ELECT 10UF 16V KS RADIAL | CP3A, CP3B | P966-ND | Panasonic - ECG |
| 4 | 470uF,100V | CAP 470UF 100V ELECT PW RADIAL | CP7A, CP7B, CP8A, CP8B | 493-1985-ND | Nichicon |
| 1 | 330uF, 10V | CAP 330UF 10V ALUM LYTIC RADIAL | CP100 | P5125-ND | Panasonic - ECG |
| 2 | Red LED | LED 3MM HI-EFF RED TRANSPARENT | CSD1A, CSD1B | 160-1140-ND | Lite-On Inc |
| 2 | 1N4148WS | DIODE SWITCH 75V 200MW | D1A, D1B | 1N4148WS-FDICT-ND | Diodes Inc |
| 2 | MURA120T3G | DIODE ULTRA FAST 1A 200V | D3A, D3B | $\begin{aligned} & \text { MURA120T3GOSCT- } \\ & \text { ND } \end{aligned}$ | ON Semiconductor |
| 2 | BAV19WS | DIODE SWITCH 100V 200MW | D4A, D4B | BAV19WS-FDICT-ND | Diodes Inc |
| 4 | MURA120T3G | DIODE ULTRA FAST 1A 200V | D5A, D5B, D6A, D6B | MURA120T3GOSCTND | ON Semiconductor |
| 2 | $\begin{aligned} & \text { IRFI4019H- } \\ & \text { 117P } \end{aligned}$ | IRFI4019H-117P, $\quad$ Dual MOSFET TO-220-5 | FET1A, FET1B | IR's Part No. | International Rectifier |
| 2 | BS250P | MOSFET P-CH 45V 90MA | FET2A, FET2B | BS250FTC-ND | Zetex Inc |
| 1 | Heat Sink | Aluminum heat spreader | HS1A | Drawing IRHS_Amp1 | Custom made |
| 1 | JW-300 | Wire Jumper \#20 AWG insulated | JW1 | Custom | Custom |
| 3 | JW-300 | Wire Jumper \#20 AWG insulated | JW2, JW4, JW10 | Custom | Custom |
| 1 | JW-1500 | Wire Jumper \#20 AWG insulated | JW3 | Custom | Custom |
| 1 | JW-1500 | Wire Jumper \#20 AWG insulated | JW5 | Custom | Custom |
| 2 | JW-1800 | Wire Jumper \#20 AWG insulated | JW6, JW7 | Custom | Custom |
| 2 | JW-2000 | Wire Jumper \#20 AWG insulated | JW8, JW9 | Custom | Custom |
| 2 | 22uH, 13A | Class D Inductor, 22UH | L1A, L1B | ```Sagami 7G17A-220M- R or IN09063``` | Inductors, Inc. or ICE Components, Inc. |
| 2 | Blue LED | LED 3MM DUAL FLANGE BLUE CLEAR | LED1A, LED1B | 160-1600-ND | LITE-ON INC |
| 2 | 2K POT | POTENTIOMETER | P1A, P1B | 3362H-202LF-ND | Bourns Inc. |
| 2 | MMBT5551 | TRANSISTOR NPN 160V | Q100, Q104 | MMBT5551FSCT-ND | Fairchild Semiconductor |

International IgR Rectifier

## REFERENCE DESIGN

| 3 | MMBT5401 | TRANS PNP 150V 350MW SMD | Q101, Q102, Q103 | MMBT5401-FDICT-ND | Diodes Inc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | TIP31C | TRANSISTOR NPN 100V 3A | Q105A, Q105B | 497-2615-5-ND | STMicroelectronics |
| 3 | 100k | RES 100K OHM 1/8W 5\% | R1A, R1B, R110 | RHM100KARCT-ND | Rohm |
| 1 | 330 | RES 330 OHM 1/8W 1\% | R2A | RHM330CRCT-ND | Rohm |
| 1 | 330 | RES 330 OHM CARBON FILM | R2B | P330BACT-ND | Panasonic - ECG |
| 2 | 100R | RES 100 OHM 1/8W 5\% | R3A, R3B | P100ACT-ND | Panasonic - ECG |
| 2 | 3.01K | RES 3.01K OHM 1/8W 1\% | R7A, R7B | RHM3.01KCCT-ND | Rohm |
| 2 | 120k 1\% | RES METAL FILM 120K OHM 1/4W | R8A, R8B | P120KCACT-ND | Panasonic - ECG |
| 2 | 100R | RES 100 OHM 1/8W 5\% | R11A, R11B | RHM100ARCT-ND | Rohm |
| 2 | 7.5k | RES 7.5K OHM 1/8W 5\% | R12A, R12B | RHM7.5KARCT-ND | Rohm |
| 18 | 10k | RES 10K OHM 1/8W 5\% |  R13A, R13B, <br> R19B, R19A,  <br> R23A, R22B,  <br> R23A, R23B, R26A, <br> R26B, R27A, R27B, <br> R102, R105, R106, <br> R107, R111, R113 | RHM10KARCT-ND | Rohm |
| 4 | 4.7k | RES 4.7K OHM 1/8W 5\% | $\begin{aligned} & \text { R14A, R14B, R101, } \\ & \text { R104 } \end{aligned}$ | RHM4.7KARCT-ND | Rohm |
| 2 | 47k | RES 47K OHM 1/8W 5\% | R17A, R17B | RHM47KARCT-ND | Rohm |
| 2 | 9.1k | RES 9.1K OHM 1/8W 5\% | R18A, R18B | RHM9.1KARCT-ND | Rohm |
| 2 | 4.7R | RES 4.7 OHM 1/4W 1\% | R20A, R20B | P4.7RCT-ND | Panasonic - ECG |
| 2 | 10R | RES 10.0 OHM 1/4W 1\% | R21A, R21B | RHM10.0FRCT-ND | Rohm |
| 4 | 20R | RES 20.0 OHM 1/8W 1\% | R24A, R24B, R25A, R25B | RHM20.0CRCT-ND | Rohm |
| 4 | 10R | RES 10.0 OHM 1/8W 1\% | R28A, R29B $\quad$ R28B, $R 29 A$, | RHM10.0CRCT-ND | Rohm |
| 2 | 10, 1W | RES 10 OHM 1W 5\% | R30A, R30B | PT10XCT-ND | Panasonic - ECG |
| 2 | 2.2k | RES 2.2K OHM 1/4W 5\% | R31A, R31B | RHM2.2KERCT-ND | Rohm |
| 1 | 715R | RES 715 OHM 1/8W 1\% | R103 | RHM715CCT-ND | Rohm |
| 1 | 100k | RES 100K OHM 1/8W 5\% | R108 | RHM100KARCT-ND | Rohm |
| 1 | 100k | RES 100 K OHM CARBON FILM $1 / 4 \mathrm{~W} 5 \%$ | R109 | P100KBATB-ND | Panasonic - ECG |
| 1 | 47k | RES 47K OHM 1/8W 5\% | R112 | RHM47KARCT-ND | Rohm |
| 2 | 1k 1W | RES 1.0K OHM 1W $5 \%$ METAL OXIDE | R114A, R114B | 1.0KW-1-ND | Yageo |
| 2 | 15k | RES 15K OHM CARBON FILM 1/4W 5\% | R115A, R115B | P15KBACT-ND | Panasonic - ECG |
| 4 | 3.3k 1w | RES 3.3K OHM 1W $5 \%$ METAL OXIDE | $\begin{aligned} & \text { R117A, R117B, R118A, } \\ & \text { R118B } \end{aligned}$ | 3.3KW-1-ND | Yageo |
| 2 | 22k | RES 22K OHM 1/8W 5\% | R300, R301 | RHM22KARCT-ND | Rohm |
| 2 | 100 | RES 100 OHM 1/8W 5\% | R302, R303 | RHM100ARCT-ND | Rohm |
| 2 | RCJ-012 | CONN RCA JACK METAL R/A RED PCB | RCA1A | CP-1401-ND (Red) | CUI Inc |
| 2 | RCJ-013 | CONN RCA JACK METAL R/A WHT PCB | RCA1B | CP-1402-ND (White) | CUI Inc |
| 2 | EG2209A | $\underset{\substack{\text { SWITCH } \\ 1 \mathrm{~A} L=4}}{ }$ SLIDE DPDT 12 V | S1, S300 | EG1908-ND | E-Switch |
| 2 | ED365/2 | TERMINAL BLOCK 7.50 MM 2POS PCB | SPKR1A, SPKR1B | ED2354-ND | On Shore Technology |
| 1 | 2.2k at 25C | THERMISTOR NTC 2.2 K <br> OHM   <br> LEADED   | TH100 | BC2304-ND | Vishay/BC Components |
| 2 | IRS2092SPBF | Class D Controller, IRS2092SPbF 16-Lead SOIC | U1A, U1B | IR's P/N | International Rectifier |
| 1 | TLC071CD | IC SINGLE SUPPLY OPAMP 8 -SOIC | U300 | $\begin{aligned} & \text { 296-2414-5-ND } \\ & \text { IRS2092SPBF } \end{aligned}$ | Texas Instruments |
| 2 | 15V | DIODE ZENER 500MW 15V | Z102A, Z102B | MMSZ4702T1GOSCTND | ON Semiconductor |

## REFERENCE DESIGN

| 1 | 68 V | DIODE ZENER 375MW 68V | Z100 | 568-3782-1-ND | NXP <br> Semiconductors |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 39 V | DIODE ZENER 500MW 39V | Z101 | BZT52C39-TPMSCT- <br> ND | Micro Commercial <br> Co |
| 4 | 5.6 V | DIODE ZENER 500MW 5.6V | Z103A, Z103B, Z104A, <br> Z104B | BZT52C5V6- <br> TPMSCT-ND | Micro Commercial <br> Co |
| Note all $1 / 2 \mathrm{~W}$ and 1W resistors are flame proof part numbers |  |  |  |  |  |

Table 4 IRAUDAMP7S Mechanical Bill of Materials

| Quantit <br> y | Value | Description | Designator | $\begin{gathered} \hline \text { Digikey } \\ \text { P/N } \end{gathered}$ | Vendor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | Washer \#4 SS | WASHER LOCK INTERNAL \#4 SS | Lock washer 1, Lock washer 2, Lock washer 3, Lock washer 4, Lock washer 5 | $\begin{aligned} & \mathrm{H} 729- \\ & \text { ND } \end{aligned}$ | Building Fastener s |
| 1 | PCB | Print Circuit Board IRAUDAMP7S_Rev 2.2 .PCB | PCB 1 |  | Custom |
| 12 | Screw 440X5/16 | SCREW MACHINE PHILLIPS 4-40X5/16 | Screw 1, Screw 2, Screw 3, Screw 4, Screw 5, Screw 6, Screw 7, Screw 8, Screw 9, Screw 10, Screw 11, Screw 12 | $\begin{aligned} & \text { H343- } \\ & \text { ND } \end{aligned}$ | Building Fastener s |
| 4 | Stand off 0.5" | STANDOFF HEX 440THR .500"L ALUM | Stand Off 1, Stand Off 2, Stand Off 3, Stand Off 4 | $\begin{gathered} \text { 1893K- } \\ \text { ND } \end{gathered}$ | Keystone Electronics |
| 1 | Stand off 0.5" | STANDOFF HEX M/F 440.500 ALUM, Chassis GND | Stand Off 5 | $\begin{gathered} \text { 8401K- } \\ \text { ND } \end{gathered}$ | Keystone Electronics |
| 1 | AAVID 4880G | Thermalloy TO-220 mounting kit with screw | TO-220 mounting kit 1 | Newuark 82K609 6 | Thermalloy |

REFERENCE DESIGN

Table 5 IRAUDAMP7S Models Differential Table

|  |  | Model Name |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item |  | AMP7S-55 | AMP7S-100 | AMP7S-150 | AMP7S-200 | Notes |
|  | FET1 | IRFI4024H-117P | IRFI4212H-117P | IRFI4019H-117P | IRFI4020H-117P |  |
| Half Bridge Output | $8 \Omega$ | $25 \mathrm{~W} \times 2$ | $60 \mathrm{~W} \times 2$ | $125 \mathrm{~W} \times 2$ | $250 \mathrm{~W} \times 2$ | Stereo |
|  | $4 \Omega$ | $50 \mathrm{~W} \times 2$ | $120 \mathrm{~W} \times 2$ | $250 \mathrm{~W} \times 2$ | N/A | Stereo |
| Full Bridge Output | $8 \Omega$ | $100 \mathrm{~W} \times 1$ | 240 W x 1 | $500 \mathrm{~W} \times 1$ | N/A | Bridged |
| Power Supply | +B, -B | $\pm 25 \mathrm{~V}$ | $\pm 35 \mathrm{~V}$ | $\pm 50 \mathrm{~V}$ | $\pm 70 \mathrm{~V}$ |  |
|  | $\pm \mathrm{B}$ Voltage Range | $\pm 3 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 8 \mathrm{~V}$ | $\pm 10 \mathrm{~V}$ |  |
| Audio Gain | Gain | 20 | 30 | 36 | 40 |  |
| $\underset{k}{\text { Feedbac }}$ | $\begin{gathered} \text { R8A,R8 } \\ \text { B } \end{gathered}$ | 68k | 100k | 120k | 130 k |  |
| +VAA | $\begin{aligned} & \text { R117A* } \\ & \text { R117B* } \end{aligned}$ | $1 \mathrm{k}, 1 \mathrm{~W}$ | 2.2 k, 1 W | 3.3 k, 1 W | 5.1 k, 1 W |  |
| -VSS | $\begin{aligned} & \text { R118A }^{*} \\ & \text { R118B } \end{aligned}$ | $1 \mathrm{k}, 1 \mathrm{~W}$ | 2.2 k, 1 W | 3.3 k, 1 W | 5.1 k, 1 W |  |
| VCC | $\begin{aligned} & \hline \text { R114A }^{*} \\ & \text { R114B } \\ & \hline \end{aligned}$ | 100,1 W | 220, 1 W | $1 \mathrm{k}, 1 \mathrm{~W}$ | 2.2 k 1 W |  |
|  | $\begin{aligned} & \text { R115A } \\ & \text { R115B } \end{aligned}$ | 4.7 k | 10 k | 15 k | 20 k |  |
| OCSET | $\begin{aligned} & \text { R12A } \\ & \text { R12B } \\ & \hline \end{aligned}$ | $\begin{array}{r} 1.3 \mathrm{k} \\ (20 \mathrm{~A}) \\ \hline \end{array}$ | $\begin{array}{r} 3.9 \mathrm{k} \\ (23 \mathrm{~A}) \\ \hline \end{array}$ | $\begin{aligned} & 7.5 \mathrm{k} \\ & (30 \mathrm{~A}) \\ & \hline \end{aligned}$ | $\begin{array}{r} 5.1 \mathrm{k} \\ (23 \mathrm{~A}) \\ \hline \end{array}$ | (Trip level) |
| CSH | $\begin{aligned} & \hline \text { R18A } \\ & \text { R18B } \\ & \hline \end{aligned}$ | $\begin{gathered} 0.0 \\ (20 \mathrm{~A}) \\ \hline \end{gathered}$ | $\begin{aligned} & 4.7 \mathrm{k} \\ & (23 \mathrm{~A}) \\ & \hline \end{aligned}$ | $\begin{array}{r} 9.1 \mathrm{k} \\ (29 \mathrm{~A}) \\ \hline \end{array}$ | $\begin{array}{r} 8.2 \mathrm{k} \\ (23 \mathrm{~A}) \\ \hline \end{array}$ | (Trip level) |
| VB | $\begin{aligned} & \hline \text { R17A } \\ & \text { R17B } \\ & \hline \end{aligned}$ | 20 k | 33 k | 47 k | 75 k |  |
| OVP | Z100 | $\begin{gathered} 24 \mathrm{~V} \\ \text { BZT52C24- } \\ \text { TPMSCT-ND } \\ \hline \end{gathered}$ | 47 V MMSZ5261BT1GO SCT-ND | $\begin{gathered} 68 \mathrm{~V} \\ 568-3782-1-\mathrm{ND} \end{gathered}$ | $\begin{gathered} 91 \mathrm{~V} \\ \text { MMSZ5270BT1G } \\ \text { OSCT-ND } \end{gathered}$ | Zener Digikey P/N |
| UVP | Z101 | $\begin{gathered} 12 \mathrm{~V} \\ \text { MMSZ5242BT1GO } \\ \text { SCT-ND } \end{gathered}$ | 30 V MMSZ5256BT1GO SCT-ND | $\begin{gathered} 39 \mathrm{~V} \\ \text { BZT52C39- } \\ \text { TPMSCT-ND } \end{gathered}$ | $\begin{gathered} 51 \mathrm{~V} \\ \text { MMSZ5262BT1G } \\ \text { OSCT-ND } \end{gathered}$ | Zener Digikey P/N |
| Clampin <br> g Diode | $\begin{aligned} & \text { D5A } \\ & \text { D5B } \\ & \text { D6A } \\ & \text { D6B } \\ & \hline \end{aligned}$ | MURA120T3OSCT- ND | MURA120T3OSCTND | IMURA120T3OS CT-ND | N/A |  |

## IRAUDAMP7S Hardware



Lock washers
H729-ND

Fig 36 Dual MOSFET Mounting


Fig 37 +VCC Regulator TO-220 Mounting


## IRAUDAMP7S PCB Specifications

PCB:

1. Single Layers SMT PCB with through holes
2. $1 / 16$ thickness
3. $2 / 0 \mathrm{OZ} \mathrm{Cu}$
4. FR4 material
5. 10 mil lines and spaces
6. Solder Mask to be Green enamel EMP110 DBG (CARAPACE) or Enthone Endplate DSR-3241or equivalent.
7. Top Silk Screen to be white epoxy non conductive per IPC-RB 276 Standard.
8. All exposed copper must finished with TIN-LEAD Sn 60 or 63 for 100 unches thick.
9. Tolerance of PCB size shall be $0.010-0.000$ inches
10. Tolerance of all Holes is $-.000+0.003$ "
11. PCB acceptance criteria as defined for class II PCB'S standards.

Gerber Files Apertures Description:
All Gerber files stored in the attached CD-ROM were generated from Protel Altium Designer Altium Designer 6. Each file name extension means the following:

1. .gbl Bottom copper, bottom side
2. .gto Top silk screen
3. .gbo Bottom silk screen
4. .gbs Bottom Solder Mask
5. .gko Keep Out,
6. .gm1 Mechanical
7. .gd1 Drill Drawing
8. .gg1 Drill locations
9. .txt CNC data
10. .apr Apertures data

Additional files for assembly that may not be related with Gerber files:

| 11. .pcb | PCB file |
| :--- | :--- |
| 12. .bom | Bill of materials |
| 13. .cpl | Components locations |
| 14. .sch | Schematic |
| 15. .csv | Pick and Place Components |
| 16. .net | Net List |
| 17. .bak | Back up files |
| 18. .lib | PCB libraries |

International IGR Rectifier


Fig 40 IRAUDAMP7S PCB Top Overlay (Top View)


Fig 41 IRAUDAMP7S PCB Bottom Layer (Top View)

## Revision changes descriptions

| Revision | Changes description | Date |
| :---: | :--- | :---: |
| Rev 1.1 | Released | Sep, 03 2008 |
| Rev 1.2 | ROHS Compliant(BOM updated) | May, 29 2009 |
| Rev 1.3 | BOM updated :Ice Components as a <br> second vender of the inductor | October 28, 2009 |

# International <br> IgR Rectifier 

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Infineon:
IRAUDAMP7S

