

CURRENT-MODE ACTIVE CLAMP PWM CONTROLLER

FEATURES

- Low Output Jitter
- Soft-Stop Shutdown of MAIN and AUX
- Ideal for Active Clamp/Reset Forward, Flyback Converters
- Provides Complementary Auxiliary Driver with Programmable Deadtime (Turn-On Delay) between AUX and MAIN Switches
- Peak Current-Mode Control with Cycle-by-Cycle Current Limiting
- 110-V Input Startup Regulator on UCC2891/3
- TrueDrive™ 2-A Sink, 2-A Source Outputs
- Accurate Line UV and Line OV Threshold
- Programmable Slope Compensation
- 1.0-MHz Synchronizable Oscillator
- Precise Programmable Maximum Duty Cycle
- Programmable Soft Start

APPLICATIONS

- 150-W to 700-W SMPS
- High-Efficiency, Low EMI/RFI Off-Line or DC/DC Converters
- Server, 48-V Telecom, Datacom
- High Power Adapter, LCD-TV and PDP-TV


DESCRIPTION

The UCC2891/2/3/4 family of PWM controllers is designed to simplify implementation of the various active clamp/reset switching power topologies.

The UCC289x is a peak current-mode, fixed-frequency, high-performance pulse width modulator. It includes the logic and the drive capability for the auxiliary switch with a simple method of programming the critical delays for proper active clamp operation.

The UCC2891/3 includes a 110-V start-up regulator for initial start-up and to provide keep-alive power during stand-by.

Additional features include an internal programmable slope compensation circuit, precise D_{MAX} limit, and a single resistor programmable synchronizable oscillator. An accurate line monitoring function also programs the converter's ON and OFF transitions with regard to the bulk input voltage. Along with the UCC2897, this UCC289x family allows the power supply designer to eliminate many of the external components, reducing the size and complexity of the design.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UCC2891, UCC2892 UCC2893, UCC2894

SLUS542F – OCTOBER 2003 – REVISED JULY 2009



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			UNIT
Line input voltage, V_{IN}		120	V
Supply voltage, V_{DD}	($I_{DD} < 10 \text{ mA}$)	16.5	V
Analog inputs	FB, CS, SYNC, LINEOV, LINEUV	-0.3 to ($V_{REF} + 0.3$) not to exceed 6	V
Output source current (peak), I_{O_SOURCE}	OUT, AUX	2.5	A
Output sink current (peak), I_{O_SINK}		-2.5	
Operating junction temperature range, T_J		-55 to 150	°C
Storage temperature, T_{Stg}		-65 to 150	
ESD rating	Human body model, (HBM)	2000	V
	Change device model (CDM)	500	
Lead temperature, T_{Sol} , 1.6 mm (1/16 inch) from case for 10 seconds		300	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GND. Currents are positive into and negative out of, the specified terminal.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Line input voltage, V_{IN}	18		110	V
Supply voltage, V_{DD}	8.5	12.0	16.0	V
Supply bypass capacitance	1			μF
Timing resistance, $R_{ON} = R_{OFF}$ (for 250-kHz operation)		75		$\text{k}\Omega$
Operating junction temperature, T_J	-40		105	°C
Reference bypass capacitance, C_{REF}	0.1		1	μF

ORDERING INFORMATION

					PART NUMBERS	
T_A	APPLICATION	AUX OUTPUT POLARITY	CS THRESHOLD (INCLUDES SLOPE COMPENSATION)	110-V START-UP CIRCUIT	SOIC-16 (D)	TSSOP-16 (PW)
-40°C to 125°C	DC-DC	P-Channel	0.75 V	Yes	UCC2891D	UCC2891PW
	DC-DC/Sec. Side		1.27 V	No	UCC2892D	UCC2892PW
	DC-DC	N-Channel	0.75 V	Yes	UCC2893D	UCC2893PW
	Off-Line		1.27 V	No	UCC2894D	UCC2894PW


† The D and PW packages are available taped and reeled. Add R suffix to device type (e.g. UCC2891DR) to order quantities of 2,500 devices per reel (for the D package) and 2,000 devices per reel (for the PW package). Bulk quantities are 40 units per tube (for the D package) and 90 units per tube (for the PW package).

THERMAL RESISTANCE INFORMATION


PACKAGE	THERMAL RESISTANCE		UNITS
SOIC-16 (D)	θ_{jc}	36.9 to 38.4	°C/W
	θ_{ja} (0 LFM)	73.1 to 111.6	
TSSOP-16 (PW)	θ_{jc}	33.6 to 35.0	°C/W
	θ_{ja} (0 LFM)	108.4 to 147.0	

PIN ASSIGNMENTS

**UCC2891 AND UCC2893
D and PW PACKAGES
(TOP VIEW)**



**UCC2892 AND UCC2894
D AND PW PACKAGE
(TOP VIEW)**



ELECTRICAL CHARACTERISTICS

$V_{DD} = 12\text{ V}^{(1)}$, 1- μF capacitor from VDD to GND, 0.01- μF capacitor from VREF to GND, $R_{ON} = R_{OFF} = 75\text{ k}\Omega$, $R_{DEL} = 10\text{ k}\Omega$, $R_{SLOPE} = 50\text{ k}\Omega$, $-40\text{ }^\circ\text{C} \leq T_A = T_J \leq 125\text{ }^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVERALL					
$I_{STARTUP}$ Start-up current	$V_{DD} < V_{UVLO}$		300	500	μA
I_{DD} Operating supply current ⁽¹⁾⁽²⁾	$V_{FB} = 0\text{ V}$, $V_{CS} = 0\text{ V}$, Outputs not switching		2	3	mA
HIGH-VOLTAGE BIAS SECTION (UCC2891, UCC2893)					
I_{DD-ST} VDD startup current	Current available from VDD during Start-up, $V_{IN} = 36\text{ V}$, $T_A = -40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$ ⁽³⁾	4	11		mA
I_{VIN} JFET leakage current	$V_{IN} = 120\text{ V}$; $V_{DD} = 14\text{ V}$			75	μA
UNDERVOLTAGE LOCKOUT					
Start threshold voltage ⁽¹⁾		12.2	12.7	13.2	V
Minimum operating voltage after start		7.6	8.0	8.4	
Hysteresis		4.4	4.7	5.0	
LINE MONITOR					
V_{LINEUV} Line UV and Line OV voltage threshold		1.243	1.268	1.293	V
$I_{LINEHYS}$ Line UV and Line OV hysteresis current		11.8	12.5	14.5	μA
SOFT-START					
I_{SS} Charge current	$R_{TON} = 75\text{ k}\Omega$	-10.5		-18.5	μA
I_{SS} Discharge current	$R_{TON} = 75\text{ k}\Omega$	10.5		18.5	
$V_{SS/SD}$ Discharge/shutdown threshold voltage		0.4	0.5	0.6	V

(1) Set VDD above the start threshold before setting at 12 V.

(2) Does not include current of the external oscillator network.

(3) The power supply starts with I_{DD-ST} load on VDD, part will start up with no load up to 125°C. For more detailed information, see pin descriptions for VIN and VDD.

(4) I_{SSC} and $I_{SS/SD}$ are directly proportional to I_{RON} . See equation 7.

UCC2891, UCC2892 UCC2893, UCC2894

SLUS542F – OCTOBER 2003 – REVISED JULY 2009

ELECTRICAL CHARACTERISTICS

V_{DD} = 12 V⁽¹⁾, 1-μF capacitor from V_{DD} to GND, 0.01-μF capacitor from V_{REF} to GND, R_{ON} = R_{OFF} = 75 kΩ, R_{DEL} = 10 kΩ, R_{SLOPE} = 50 kΩ, -40 °C ≤ T_A = T_J ≤ 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voltage Reference						
V _{REF}	Reference voltage	T _J = 25°C	4.85	5.00	5.15	V
		0 A < I _{REF} < 5 mA, over temperature	4.75	5.00	5.25	
I _{SC}	Short circuit current	REF = 0 V, T _J = 25°C	-20	-11	-8	mA
INTERNAL SLOPE COMPENSATION						
m	Slope ⁽³⁾	FB = High	-10%	$\frac{R_{CS}}{R_{SLOPE}}$	+10%	
OSCILLATOR						
f _{OSC}	Oscillator frequency	T _J = 25°C	237	250	263	kHz
	Total variation	-40 °C < T _J < 125°C; 8.5 V < 14.5 V	225		270	
V _{P P}	Oscillator amplitude (peak-to-peak)			2		V
SYNCHRONIZATION						
V _{SYNCH}	SYNC threshold voltage		1.6	2.3	3.0	V
t _{DEL}	SYNC-to-output delay			50		ns
PWM						
	Maximum duty cycle		66%	70%	74%	
	Minimum duty cycle				0%	
	PWM offset	CS = 0 V	0.43	0.50	0.61	V
CURRENT SENSE						
V _{LVL}	Current sense level shift voltage		0.40	0.50	0.60	V
V _{ERR(max)}	Maximum voltage error (clamped)		4.8	5.0	5.2	
V _{CS}	Current sense threshold	UCC2891	0.71	0.75	0.79	
		UCC2893				
V _{CS}	Current sense threshold	UCC2892	1.23	1.27	1.31	
		UCC2894				

(1) Set V_{DD} above the start threshold before setting at 12 V.

(2) Does not include current of the external oscillator network.

ELECTRICAL CHARACTERISTICS

V_{DD} = 12 V⁽¹⁾, 1-μF capacitor from V_{DD} to GND, 0.01-μF capacitor from V_{REF} to GND, R_{ON} = R_{OFF} = 75 kΩ, R_{DEL} = 10 kΩ, R_{SLOPE} = 50 kΩ, -40 °C ≤ T_A = T_J ≤ 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT (OUT AND AUX)						
t _R	Rise time	C _{LOAD} = 2 nF		19	28	ns
t _F	Fall time	C _{LOAD} = 2 nF		14	23	
t _{DEL1}	Delay time (AUX to OUT)	C _{LOAD} = 2 nF, R _{DEL} = 10 kΩ		110		
t _{DEL2}	Delay time (OUT to AUX)	C _{LOAD} = 2 nF, R _{DEL} = 10 kΩ		115		
I _{OUT(src)}	Output source current			-2		A
I _{OUT(sink)}	Output sink current			2		A
V _{OUT(low)}	Low-level output voltage	I _{OUT} = 150 mA		0.4		V
V _{OUT(high)}	High-level output voltage	I _{OUT} = -150 mA		11.1		





Figure 1. Output Timing Diagram

UCC2891, UCC2892 UCC2893, UCC2894

SLUS542F – OCTOBER 2003 – REVISED JULY 2009

FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

TERMINAL			I/O	DESCRIPTION
NAME	UCC2891 UCC2893	UCC2892 UCC2894		
AUX	12	12	O	This output drives the auxiliary clamp MOSFET which is turned on when the main PWM switching device is turned off. The AUX pin can directly drive the auxiliary switch with 2-A source turn-on current and 2-A sink turn-off current.
CS	7	7	I	This pin is used to sense the peak current utilized for current mode control and for current limiting functions. The peak signal which can be applied to this pin before pulse-by-pulse current limiting activates is approximately 0.75 V for the UCC2891 and UCC2893 and 1.27 V for the UCC2892 and UCC2894.
FB	9	9	I	This pin is used to bring the error signal from an external optocoupler or error amplifier into the PWM control circuitry. Often, there is a resistor tied from FB to VREF, and an optocoupler is used to pull the control pin closer to GND to reduce the pulse width of the OUT output driving the main power switch of the converter.
GND	6	6	–	This pin serves as the fundamental analog ground for the PWM control circuitry. This pin should be connected to PGND directly at the device.
LINEOV	–	16	I	For the UCC2892/4, provides the LINE overvoltage function.
LINEUV	15	15	I	This pin provides a means to accurately enable/disable the power converter stage by monitoring the bulk input voltage or another parameter. When the circuit initially starts (or restarts from a disabled condition), a rising input on LINEUV enables the outputs when the threshold of 1.27 V is crossed. After the circuit is enabled, then a falling LINEUV signal disables the outputs when the same threshold is reached. The hysteresis between the two levels is programmed using an internal current source.
OUT	13	13	O	This output pin drives the main PWM switching element MOSFET in an active clamp controller. It can directly drive an N-channel device with 2-A source turn-on current and 2-A sink turn-off current. A 10-k Ω resistor is recommended to connect this pin to PGND.
PGND	11	11	–	The PGND should serve as the current return for the high-current output drivers OUT and AUX. Ideally, the current path from the outputs to the switching devices, and back would be as short as possible, and enclose a minimal loop area.
RSLOPE	8	8	I	A resistor connected from this pin to GND programs an internal current source that sets the slope compensation ramp for the current mode control circuitry.
RTDEL	1	1	I	A resistor from this pin to GND programs the turn-on delay of the two gate drive outputs to accommodate the resonant transitions of the active clamp power converter.
RTOFF	3	3	I	A resistor connected from this pin to GND programs an internal current source that discharges the internal timing capacitor.
RTON	2	2	I	A resistor connected from this pin to GND programs an internal current source that charges the internal timing capacitor.
SS/SD	10	10	I	A capacitor from SS/SD to ground is charged by an internal current source of I _{RTON} to program the soft-start interval for the controller. During a fault condition this capacitor is discharged by a current source equal to I _{RTON} .
SYNC	5	5	I	The SYNC pin serves as a unidirectional synchronization input for the internal oscillator. The synchronization function is implemented such that the user programmable maximum duty cycle (set by RTON and RTOFF) remains accurate during synchronized operation.
VDD	14	14	I	This is the power supply for the device. There should be a 1- μ F capacitor directly from VDD to PGND. The capacitor value should be minimum 10 times greater than that on VREF. PGND and GND should be connected externally and directly from PGND to GND.
VIN	16	–	I	For the UCC2891 and UCC2893, this pin is connected to the input power rail directly. Inside the device, a high-voltage start-up device is utilized to provide the start-up current for the controller until a bootstrap type bias rail becomes available.
VREF	4	4	O	This is the 5-V reference voltage that can be utilized for an external load of up to 5 mA. Since this reference provides the supply rail for internal logic, it should be bypassed to AGND as close as possible to the device. The VREF bias profile may not be monotonic before VDD reached 5 V.

DETAILED PIN DESCRIPTIONS

RDEL (pin 1)

This pin is internally connected to an approximately 2.5-V DC source. A resistor (R_{DEL}) to GND (pin 6) sets the turn-on delay for both gate drive signals of the UCC2981 family of controllers. The delay time is identical for both switching transitions, between OUT (pin 13) is turning off and AUX (pin 14) is turning on as well as when AUX (pin 14) is turning off and OUT (pin 13) is turning on. The delay time is defined as:

$$t_{DEL1} = t_{DEL2} = 11.1 \times 10^{-12} \times R_{DEL} + 15 \times 10^{-9} \text{ seconds} \quad (1)$$

For proper selection of the delay time refer to the various references describing the design of active clamp power converters.

RTON (pin 2)

This pin is internally connected to an approximately 2.5-V DC source. A resistor (R_{ON}) to GND (pin 6) sets the charge current of the internal timing capacitor. The RTON pin, in conjunction with the RTOFF pin (pin 3) are used to set the operating frequency and maximum operating duty cycle of the UCC2891 family.

RTOFF (pin3)

This pin is internally connected to an approximately 2.5-V DC source. A resistor (R_{OFF}) to GND (pin 6) sets the discharge current of the internal timing capacitor. The RTON and RTOFF pins are used to set the switching period (T_{SW}) and maximum operating duty cycle (D_{MAX}) according to the following equations:

$$t_{ON} = 36.1 \times 10^{-12} \times R_{ON} - t_{DEL1} \text{ seconds} \quad (2)$$

$$t_{OFF} = 15 \times 10^{-12} \times R_{OFF} + t_{DEL1} + 170 \times 10^{-9} \text{ seconds} \quad (3)$$

$$T_{SW} = t_{ON} + t_{OFF} \quad (4)$$

$$D_{MAX} = \frac{t_{ON}}{T_{SW}} \quad (5)$$

VREF (pin 4)

The controller's internal, 5-V bias rail is connected to this pin. The internal bias regulator requires a good quality ceramic bypass capacitor (C_{VREF}) to GND (pin 6) for noise filtering and to provide compensation to the regulator circuitry. The recommended C_{VREF} value is 0.22- μ F. The minimum bypass capacitor value is 0.022- μ F limited by stability considerations of the bias regulator, while the maximum is approximately 22- μ F. Also, capacitor value on VDD should be minimum 10 times greater than that on VREF.

The VREF pin is internally current limited and can supply approximately 5-mA to external circuits. The 5-V bias is only available when the undervoltage lock out (UVLO) circuit enables the operation of UCC289x controllers.

For the detailed functional description of the undervoltage lock out (UVLO) circuit refer to the *Functional Description* section of this datasheet.

DETAILED PIN DESCRIPTIONS (continued)

SYNC (pin 5)

This pin provides an input for an external clock signal which can be used to synchronize the internal oscillator of the UCC289x family of controllers. The synchronizing frequency must be higher than the free running frequency of the onboard oscillator ($T_{\text{SYNC}} < T_{\text{SW}}$). The acceptable minimum pulse width of the synchronization signal is approximately 50 ns (positive logic), and it should remain shorter than $(1 - D_{\text{MAX}}) \times T_{\text{SYNC}}$ where D_{MAX} is set by R_{ON} and R_{OFF} . If the pulse width of the synchronization signal stays within these limits, the maximum operating duty ratio remains valid as defined by the ratio of R_{ON} and R_{OFF} , and D_{MAX} is the same in free running and in synchronized modes of operation. If the pulse width of the synchronization signal would exceed the $(1 - D_{\text{MAX}}) \times T_{\text{SYNC}}$ limit, the maximum operating duty cycle is defined by the synchronization pulse width.

For more information on synchronization of the UCC2891 family refer to the *Functional Description* section of this datasheet.

GND (pin 6)

This pin provides a reference potential for all small signal control and programming circuitry inside the UCC2891 family.

CS (pin 7)

This is a direct input to the PWM and current limit comparators of the UCC2891 family of controllers. The CS pin should never be connected directly across the current sense resistor (R_{CS}) of the power converter. A small, customary R-C filter between the current sense resistor and the CS pin is necessary to accommodate the proper operation of the onboard slope compensation circuit and in order to protect the internal discharge transistor connected to the CS pin (R_{F} , C_{F}).

Slope compensation is achieved across R_{F} by a linearly increasing current flowing out of the CS pin. The slope compensation current is only present during the on-time of the gate drive signal of the main power switch (OUT) of the converter. The internal pull-down transistor of the CS pin is activated during the discharge time of the timing capacitor. This time interval is $(1 - D_{\text{MAX}}) \times T_{\text{SW}}$ long and represents the guaranteed off time of the main power switch.

RSLOPE (pin 8)

A resistor (R_{SLOPE}) connected between this pin and GND (pin 6) sets the amplitude of the slope compensation current. During the on time of the main gate drive output (OUT) the voltage across R_{SLOPE} is a representation of the internal timing capacitor waveform. As the timing capacitor is being charged, the voltage across R_{SLOPE} also increases, generating a linearly increasing current waveform. The current provided at the CS pin for slope compensation is proportional to this current flowing through R_{SLOPE} .

Due to the high speed, AC voltage waveform present at the RSLOPE pin, the parasitic capacitance and inductance of the external circuit components connected to the RSLOPE pin should be carefully minimized.

For more information on how to program the internal slope compensation refer to the *Setup Guide* section of this datasheet.

DETAILED PIN DESCRIPTIONS (continued)

FB (pin 9)

This pin is an input for the control voltage of the pulse width modulator of the UCC2891 family. The control voltage is generated by an external error amplifier by comparing the converters output voltage to a voltage reference and employing the compensation for the voltage regulation loop. Usually, the error amplifier is located on the secondary side of the isolated power converter and its output voltage is sent across the isolation boundary by an opto coupler. Thus, the FB pin is usually driven by the opto coupler. An external pull-up resistor to the VREF pin (pin 4) is also needed for proper operation as part of the feedback circuitry.

The control voltage is internally buffered and connected to the PWM comparator through a voltage divider to make it compatible to the signal level of the current sense circuit. The useful voltage range of the FB pin is between approximately 1.25 V and 4.5 V. Control voltages below the 1.25-V threshold result in zero duty cycle (pulse skipping) while voltages above 4.5 V result in full duty cycle (D_{MAX}) operation.

SS/SD (pin 10)

A capacitor (C_{SS}) connected between this pin and GND (pin 6) programs the soft start time of the power converter. The soft-start capacitor is charged by a precise, internal DC current source which is programmed by the R_{ON} resistor connected to pin 2. The soft-start current is defined as:

$$I_{SS} = 0.43 \times I_{RTON} = 0.43 \times \frac{V_{REF}}{2} \times \frac{1}{R_{ON}} \quad (6)$$

This DC current charges C_{SS} from 0 V to approximately 5 V. Internal to the UCC2891 family of controllers, the soft start capacitor voltage is buffered and ORed with the control voltage present at the FB pin (pin 9). The lower of the two voltages manipulates the controller's PWM engine through the voltage divider described with regards to the FB pin. Accordingly, the useful control range on the SS pin is similar to the control range of the FB pin and it is between 1.25 V and 4.5 V approximately.

PGND (pin 11)

This pin serves as a dedicated connection to all high-current circuits inside the UCC2891 family of parts. The high-current portion of the controller consists of the two high-current gate drivers, and the various bias connections except VREF (pin 4). The PGND (pin 11) and GND (pin 6) pins are not connected internally, a low-impedance, external connection between the two ground pins is also required. It is recommended to form a separate ground plane for the low current setup components (R_{DEL} , R_{ON} , R_{OFF} , C_{VREF} , C_F , R_{SLOPE} , C_{SS} and the emitter of the opto-coupler in the feedback circuit). This separate ground plane (GND) should have a single connection to the rest of the ground of the power converter (PGND) and this connection should be between pin 6 and pin 11 of the controller.

AUX (pin 12)

This is a high-current gate drive output for the auxiliary switch to implement the active clamp operation for the power stage. The auxiliary output (AUX) of the UCC2891 and UCC2892 drives a P-channel device as the clamp switch therefore it requires an active low operation (the switch is ON when the output is low). The UCC2893 and UCC2894 controllers are optimized for N-channel auxiliary switch therefore it employs the traditional active high drive signal.

DETAILED PIN DESCRIPTIONS (continued)

OUT (pin 13)

This high-current output drives an external N-channel MOSFET. Each controller in the UCC2891 family uses active high drive signals for the main switch of the converter.

Due to the high speed and high-drive current capability of these outputs (AUX, OUT) the parasitic inductance of the external circuit components connected to these pins should be carefully minimized. A potential way of avoiding unnecessary parasitic inductances in the gate drive circuit is to place the controller in close proximity to the MOSFETs and by ensuring that the outputs (AUX, OUT) and the gates of the MOSFET devices are connected by wide, overlapping traces.

VDD (pin 14)

The VDD rail is the primary bias for the internal, high-current gate drivers, the internal 5-V bias regulator and for parts of the undervoltage lockout circuit. To reduce switching noise on the bias rail, a good quality ceramic capacitor (C_{HF}) must be placed very closely between the VDD pin and PGND (pin 11) to provide adequate filtering. The recommended C_{HF} value is 1- μ F for most applications but its value might be affected by the properties of the external MOSFET transistors used in the power stage.

In addition to the low-impedance, high-frequency filtering, the controller's bias rail requires a larger value energy storage capacitor (C_{BIAS}) connected parallel to C_{HF} . The energy storage capacitor must provide the hold up time to operate the UCC2891 family (including gate drive power requirements) during start up. In steady state operation the controller must be powered from a bootstrap winding off the power transformer or by an auxiliary bias supply. In case of an independent auxiliary bias supply, the energy storage is provided by the output capacitance of the bias supply. When using the internal JFET for startup, the external load on VDD must be limited to less than 4 mA.

LINEUV (pin 15)

This input monitors the incoming power source to provide an accurate undervoltage lockout function with user programmable hysteresis for the power supply controlled by the UCC2891 family. The unique property of the UCC2891 family is to use only one pin to implement these functions without sacrificing on performance. The input voltage of the power supply is scaled to the precise 1.27-V threshold of the undervoltage lockout comparator by an external resistor divider (R_{IN1} , R_{IN2} in Figure 7). Once the line monitor's input threshold is exceeded, an internal current source gets connected to the LINEUV pin. The current generator is programmed by the R_{DEL} resistor connected to pin 1 of the controller. The actual current level is given as:

$$I_{HYST} = \frac{V_{REF}}{2} \times \frac{1}{R_{DEL}} \times 0.05 \quad (7)$$

As this current flows through R_{IN2} of the input divider, the undervoltage lockout hysteresis is a function of I_{HYST} and R_{IN2} allowing accurate programming of the hysteresis of the line monitoring circuit.

For more information on how to program the line monitoring function refer to the *Setup Guide* of this datasheet.

DETAILED PIN DESCRIPTIONS (continued)

VIN (pin 16 – UCC2891 and UCC2893 only)

The UCC2891 and UCC2893 controllers are equipped with a high voltage, P-channel JFET start up device to initiate operation from the input power source of the converter in applications where the input voltage does not exceed the 110-V maximum rating of the start up transistor. In these applications, the VIN pin can be connected directly to the positive terminal of the input power source. The internal JFET start up transistor provides approximately 15-mA charge current for the energy storage capacitor (C_{BIAS}) connected across the VDD (pin 14) and PGND (pin 11) terminals. Note that the start up device is turned off immediately when the voltage on the VDD pin exceeds approximately 13.5 V, the controller's undervoltage lockout threshold for turn-on. The JFET is also disabled at all times when the high-current gate drivers are switching to protect against excessive power dissipation and current through the device. When using the internal JFET for startup, the external load on VDD must be limited to less than 4 mA.

For more information on biasing the UCC2891 family, refer to the *Setup Guide* and *Additional Application Information* Sections of this datasheet.

LINEOV (pin 16 – UCC2892 and UCC2894 only)

In the UCC2892 and UCC2894 controllers the high-voltage start-up device is not utilized thus pin 16 is used for a different function. This input monitors the incoming power source to provide an accurate overvoltage protection with user programmable hysteresis for the power supply controlled by the controller. The circuit implementation of the overvoltage protection function is identical to the technique used for monitoring the input power rail for undervoltage lockout. This allows implementing an accurate threshold and hysteresis using only one pin. The input voltage of the power supply is scaled to the precise 1.27-V threshold of the overvoltage protection comparator by an external resistor divider (R_{IN3} , R_{IN4} in Figure 7). Once the line monitor's input threshold is exceeded, an internal current source gets connected to the LINEOV pin. The current generator is programmed by the R_{DEL} resistor connected to pin 1 of the controller. The actual current level is given as:

$$I_{HYST} = \frac{V_{REF}}{2} \times \frac{1}{R_{DEL}} \times 0.05 \quad (8)$$


As this current flows through R_{IN4} of the input divider, the overvoltage protection hysteresis is a function of I_{HYST} and R_{IN4} allowing accurate programming of the hysteresis of the line monitoring circuit.

For more information on how to program the overvoltage protection, refer to the *Setup Guide* of this datasheet.

FUNCTIONAL DESCRIPTION

JFET Control and UVLO

The UCC2891 and UCC2893 controllers include a high voltage JFET start up transistor. The steady state power consumption of the of the control circuit which also includes the gate drive power loss of the two power switches of an active clamp converter exceeds the current and thermal capabilities of the device. Thus the JFET should only be used for initial start up of the control circuitry and to provide keep-alive power during stand-by mode when the gate drive outputs are not switching. Accordingly, the start-up device is managed by its own control algorithm implemented on board the UCC2891 and UCC2893. The following timing diagram illustrates the operation of the JFET start up device.



UDG-03148

Figure 2. JFET Control Startup and Shutdown

During initial power up the JFET is on and charges the C_{BIAS} and C_{HF} capacitors connected to the VDD pin (pin 14). The VDD pin is monitored by the controller’s undervoltage lockout circuit to ensure proper biasing before the operation is enabled. When the VDD voltage reaches approximately 12.7 V (UVLO turn-on threshold) the UVLO circuit enables the rest of the controller. At that time, the JFET is turned off and 5 V appears on the VREF terminal (pin 4). Switching waveforms might not appear at the gate drive outputs unless all other conditions of proper operation are met. These conditions are:

- sufficient voltage on the VREF pin ($V_{VREF} > 4.5V$)
- the voltage on the CS pin is below the current limit threshold
- the control voltage is above the zero duty cycle boundary ($V_{FB} > 1.25 V$)
- the input voltage is in the valid operating range ($V_{VON} < V_{VIN} < V_{VOFF}$) i.e. the line under or overvoltage protections are not activated.

FUNCTIONAL DESCRIPTION

As the controller starts operation it draws its bias power from the C_{BIAS} capacitor until the bootstrap winding takes over (referring to Figure 12). During this time VDD voltage is falling rapidly as the JFET is already off but the bootstrap voltage is still not sufficient to power the control circuits. It is imperative to store enough energy in C_{BIAS} to prevent the bias voltage to dip below the turn off threshold of the UVLO circuit during the start up time interval. Otherwise the power supply goes through several cycles of retry attempts before steady state operation might be established.

During normal operation the bias voltage is determined by the bootstrap bias design. The UCC289x family can tolerate a wide range of bias voltages between the minimum operating voltage (UVLO turn-off threshold) and the absolute maximum operating voltage as defined in the Recommended Operating Conditions.

In applications where the power supply must be able to go to stand by in response to an external command, the bias voltage of the controller must be kept alive to be able to react intelligently to the control signal. In stand by mode, switching action is suspended for an undefined period of time and the bootstrap power is unavailable to bias the controller. Without an alternate power source the bias voltage would collapse and the controller would initiate a re-start sequence. To avoid this situation, the on board JFET of the UCC289x controllers can keep the VDD bias alive as long as the gate drive outputs remain inactive. As shown in the timing diagram in Figure 2, the JFET is turned on when VDD = 10 V and charges the C_{BIAS} capacitor to approximately 13.5 V. At that time the JFET turns off and VDD gradually decreases to 10 V then the procedure is repeated. When the power supply is enabled again, the controller is fully biased and ready to initiate its soft start sequence. As soon as the gate drive pulses appear the JFET are turned off and bias must be provided by the bootstrap bias generator.

During power down the situation is different as switching action might continue until the VDD bias voltage drops below the controller's own UVLO turn-off threshold (approximately 8 V). At that time the UCC289x shuts down completely turning off its 5 V bias rail and returning to start up state when the JFET device is turned on and the C_{BIAS} capacitor starts charging again. In case the converter's input voltage is re-established, the UCC289x attempts to restart the converter.

Line Undervoltage Protection

As shown in Figure 3, when the input power source is removed the power supply is turned off by the line undervoltage protection because the bootstrap winding keeps the VDD bias up as long as switching takes place in the power stage. As the power supply's input voltage gradually decreases towards the line cut off voltage the converter's operating duty cycle must compensate for the lower input voltage. At minimum input voltage the duty cycle nears its maximum value (D_{MAX}). Under these conditions the voltage across the clamp capacitor approaches its highest value since the transformer must be reset in a relatively short time. The timing diagram in Figure 3 highlights that in the instance when the converter stops switching the clamp capacitor voltage might be at its maximum level. Since the clamp capacitor's only load is the power transformer, this high voltage could linger across the clamp capacitor for a long time when the converter is off. With this high voltage present across the clamp capacitor a soft start would be very dangerous, due to the narrow duty cycle of the main switch and the long on-time of the clamp switch. This could cause the power transformer to saturate during the next soft-start cycle.

FUNCTIONAL DESCRIPTION





Figure 3. Line Undervoltage Shutdown Waveforms, P-Channel

To eliminate this potential hazard the UCC289x controllers safely discharge the clamp capacitor during power down. The AUX and OUT output continues switching while the soft-start capacitor C_{SS} is being slowly discharged. Notice that the AUX and OUT pulse width gradually decreases as the clamp voltage decreases never applying the high voltage across the transformer for extended period of time. From this, the function of soft stop is achieved.

Line Overvoltage Protection

When the line overvoltage protection is triggered in the UCC2892 and UCC2894 controllers, the gate drive signals are immediately disabled. At the same time, the slow discharge of C_{SS} is initiated. While the soft-start capacitor is discharging the gate drive signals remains disabled. Once $V_{SS} = 0.5\text{ V}$ and the overvoltage disappears from the input of the power supply, operation resumes through a regular soft-start of the converter as it is demonstrated in Figure 4.

FUNCTIONAL DESCRIPTION




UDG-03150

Figure 4. Line Overvoltage Sequence, P-Channel

Pulse Skipping

During output load current transients or light load conditions most PWM controllers need to be able to skip some number of PWM pulses. In an active clamp topology where the clamp switch is driven complementarily to the main switch, this would apply the clamp voltage across the transformer continuously. Since operating conditions might require skipping several switching cycles on the main transistor, saturating the transformer is very likely if the AUX output stays on.



UDG-03151

Figure 5. Pulse Skipping Operation, P-Channel

To overcome this problem, the UCC2891 family incorporates pulse skipping for both outputs in the controller. As can be seen above, when a pulse is skipped at the main output (OUT) because the feedback signal demands zero duty ratio, the corresponding output pulse on the AUX output is omitted as well. This operation allows to prevent reverse saturation of the power transformer and to preserve the clamp capacitor voltage level during pulse skipping operation.

FUNCTIONAL DESCRIPTION

Synchronization

The UCC2891 family has a synchronization input pin which can be used to synchronize their oscillator to a constant frequency system clock. The synchronization signal must have a higher frequency than the free running oscillator frequency and can be either in-phase or out-of-phase for interleaved operation.

The operation of the oscillator and relevant other waveforms in free running and synchronized mode are shown in Figure 6.




Figure 6. Synchronization Waveforms, P-Channel

The most critical and unique feature of the oscillator is to limit the maximum operating duty cycle of the converter. It is achieved by accurately controlling the charge and discharge intervals of the on board timing capacitor. The maximum on-time of OUT (pin 13), which is also the maximum duty cycle of the active clamp converter is limited by the charging interval of the timing capacitor. While the capacitor is being reset to its initial voltage level OUT is guaranteed to be off.

When synchronization is used, the rising edge of the signal terminates the charging period and initiate the discharge of the timing capacitor. Once the timing capacitor voltage reaches the predefined valley voltage, a new charge period starts automatically. This method of synchronization leaves the charge and discharge slopes of the timing waveform unaffected thus maintains the maximum duty cycle of the converter, independent of the mode of operation.

Although the synchronization circuit is level sensitive, the actual synchronization event occurs at the rising edge of the waveform. This allows the synchronizing pulse width to vary significantly but certain limitations must be observed. The minimum pulse width should be sufficient to guarantee reliable triggering of the internal oscillator circuitry, therefore it should be greater than approximately 50 nanoseconds. The other limiting factor is to keep it shorter than $(1 - D_{MAX}) \times T_{SYNC}$ where T_{SYNC} is the period of the synchronization frequency.

FUNCTIONAL DESCRIPTION

When a wider than $(1 - D_{MAX}) \times T_{SYNC}$ pulse is connected to the SYNC input, the oscillator is not able to maintain the maximum duty cycle, originally set by the timing resistor ratio (R_{ON} , R_{OFF}). Furthermore, the timing capacitor waveform has a flat portion as highlighted by the vertical marker in the timing diagram. During this flat portion of the waveform both outputs is off which state is not compatible with the operation of active clamp power converters. Therefore, this operating mode is not recommended .

Note that both outputs of the UCC289x controllers are off if the synchronization signal stays continuously high.

APPLICATION INFORMATION: SETUP GUIDE




Figure 7. UCC289x Typical Setup

APPLICATION INFORMATION: SETUP GUIDE

The UCC2891 family offers a highly integrated feature set and excellent accuracy to control an active clamp forward or active clamp flyback power converter. In order to take advantage of all the benefits integrated in these controllers, the following procedure can simplify the setup and avoid unnecessary iterations in the design procedure. Refer to Figure 7 setup diagrams for component names.

Before the controller design begins, the power stage design must be completed. From the power stage design the following operating parameters are needed to complete the setup procedure of the controller:

- Switching frequency (f_{SW})
- Maximum operating duty cycle (D_{MAX})
- Soft start duration (t_{SS})
- Gate drive power requirements of the external power MOSFETs ($Q_{G(main)}$, $Q_{G(aux)}$)
- Bias method and voltage for steady state operation (bootstrap or bias supply)
- Gate drive turn-on delay (t_{DEL})
- Turn-on input voltage threshold (V_{ON})
- Minimum operating input voltage (V_{OFF}) where $V_{IN(off)} < V_{IN(on)}$
- Maximum operating input voltage (V_{OVP})
- overvoltage protection hysteresis (V_{OVH})
- The down slope of the output inductor current waveform reflected across the primary side current sense resistor (dV_L/dt)

Step 1. Oscillator

The two timing elements of the oscillator can be calculated from f_{SW} and D_{MAX} by the following two equations:

$$R_{ON} = \frac{t_{ON}}{37.33 \times 10^{-12}} \times \left(\frac{\Omega}{S}\right) = \frac{D_{MAX}}{f_{SW} \times 37.33 \times 10^{-12}} \times \left(\frac{\Omega}{S}\right) \quad (9)$$

$$R_{OFF} = \frac{t_{OFF}}{16 \times 10^{-12}} \times \left(\frac{\Omega}{S}\right) = \frac{1 - D_{MAX}}{f_{SW} \times 16 \times 10^{-12}} \times \left(\frac{\Omega}{S}\right) \quad (10)$$

where D_{MAX} is a dimensionless number between 0 and 1.

Step 2. Soft Start

Once R_{ON} is defined, the charge current of the soft-start capacitor can be calculated as:

$$I_{SS} = 0.43 \times \frac{V_{REF}}{2} \times \frac{1}{R_{ON}} \quad (11)$$

During soft start, C_{SS} is being charged from 0 V to 5 V by the calculated I_{SS} current. The actual control range of the soft-start capacitor voltage is between 1.25 V and 4.5 V. Therefore, the soft-start capacitor value must be based on this narrower control range and the required start up time (t_{SS}) according to:

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{4.5 \text{ V} - 1.25 \text{ V}} \quad (12)$$

APPLICATION INFORMATION: SETUP GUIDE

Note, that t_{SS} defines a time interval to reach the maximum current capability of the converter and not the time required to ramp the output voltage from 0 V to its nominal, regulated level. Using an open-loop start up scheme does not allow accurate control over the ramp up time of the output voltage. In addition to the I_{SS} and C_{SS} values, the time required to reach the nominal output voltage of the converter is a function of the maximum output current (current limit), the output capacitance of the converter and the actual load conditions. If it is critical to implement a tightly controlled ramp-up time at the output of the converter, the soft-start must be implemented using a closed loop technique. Closed loop soft-start can be implemented with the error amplifier of the voltage regulation loop when its voltage reference is ramped from 0 V to its final steady state value during the required t_{SS} start up time interval.

Step 3. VDD Bypass Requirements

First, the high-frequency filter capacitor is calculated based on the gate charge parameters of the external MOSFETs. Assuming that the basic switching frequency ripple should be kept below 0.1-V across C_{HF} , its value can be approximated as:

$$C_{HF} = \frac{Q_{G(\text{main})} + Q_{G(\text{aux})}}{0.1 \text{ V}} \quad (13)$$

The energy storage requirements are defined primarily by the start up time (t_{SS}) and turn-on (approximately 12.7 V) and turn-off (approximately 8 V) thresholds of the controller's undervoltage lockout circuit monitoring the VDD voltage at pin 14. In addition, the bias current consumption of the entire primary side control circuit ($I_{DD} + I_{EXT}$) must be known. This power consumption can be estimated as:

$$P_{BIAS} = [I_{DD} + I_{EXT} + (Q_{G(\text{main})} + Q_{G(\text{aux})}) \times f_{SW}] \times V_{DD} \quad (14)$$

During start up (t_{SS}) this power is provided by C_{BIAS} while its voltage must remain above the UVLO turn-off threshold. This relationship can be expressed as:

$$P_{BIAS} \times t_{SS} < \frac{1}{2} \times C_{BIAS} \times (13^2 - 8.5^2) \quad (15)$$

Rearranging the equation yields the minimum value for C_{BIAS} :

$$C_{BIAS} > \frac{2 \times P_{BIAS} \times t_{SS}}{(13^2 - 8.5^2)} \quad (16)$$

Step 4. Delay Programming

From the power stage design, the required turn-on delay (t_{DEL}) of the gate drive signals is defined. The corresponding R_{DEL} resistor value to implement this delay is given by:

$$R_{DEL} = T_{DEL1} \times 0.91 \times 10^{11} \times \left(\frac{\Omega}{S}\right) \quad (17)$$

or

$$R_{DEL} = T_{DEL2} \times 0.91 \times 10^{11} \times \left(\frac{\Omega}{S}\right) \quad (18)$$

APPLICATION INFORMATION: SETUP GUIDE

Step 5. Input Voltage Monitoring

The input voltage monitoring functions is governed by the following two expressions of the voltage at the LINEUV terminal (pin 15):

$$V_{\text{LINEUV}} = V_{\text{ON}} \times \frac{R_{\text{IN2}}}{R_{\text{IN1}} + R_{\text{IN2}}} \text{ at turn on, and} \quad (19)$$

$$V_{\text{LINEUV}} = \left(\frac{V_{\text{OFF}} - V_{\text{VON}}}{R_{\text{IN1}}} + I_{\text{HYST}} \right) \times R_{\text{IN2}} \text{ at turn off.} \quad (20)$$

Since V_{ON} and V_{OFF} are given by the power supply specification, V_{LINEUV} equals the 1.27-V threshold of the line monitor and I_{HYST} is already defined as:

$$I_{\text{HYST}} = \frac{V_{\text{REF}}}{2} \times \frac{1}{R_{\text{DEL}}} \times 0.05 \quad (21)$$

the two unknown, R_{IN1} and R_{IN2} are fully determined. Solving the equations results the following two expressions for the input voltage divider:

$$R_{\text{IN1}} = \frac{(V_{\text{ON}} - V_{\text{OFF}})}{I_{\text{HYST}}} \quad (22)$$

$$R_{\text{IN2}} = R_{\text{IN1}} \times \frac{1.27 \text{ V}}{V_{\text{ON}} - 1.27 \text{ V}} \quad (23)$$

Similar methods can be used to define the divider components of the overvoltage protection input of the UCC2892 and UCC2894 controllers.

Step 6. Current Sense and Slope Compensation

The UCC2891 family offers onboard, user programmable slope compensation. The programming of the right amount of slope compensation is accomplished by the appropriate selection of two external resistors, R_{F} and R_{SLOPE} .

First, the current sense filter resistor value (R_{F}) must be calculated based on the desired filtering of the current sense signal. The filter consists of two components, C_{F} and R_{F} . The C_{F} filter capacitor is connected between the CS pin (pin 7) and the GND terminal (pin 6). While the value of C_{F} can be freely selected as the first step of the filter design, it should be minimized to avoid filtering the slope compensation current exiting the CS pin. The recommended range for the filter capacitance is between 50 pF and 270 pF. The value of the filter resistor can be calculated from the filter capacitance and the desired filter corner frequency f_{F} .

$$R_{\text{F}} = \frac{1}{2\pi \times f_{\text{F}} \times C_{\text{F}}} \quad (24)$$

After R_{F} is defined R_{SLOPE} can be calculated. The amount of slope compensation is defined by the stability requirements of the inner peak current loop of the control algorithm and is measured by the number m . When the slope of the applied compensation ramp equals the down slope of the output inductor current waveform reflected across the primary side current sense resistor (dV_{L}/dt), m equals 1. The minimum value of m is 0.5 to prevent current loop instability. Best current mode performance can be achieved around $m=1$. The further increase of m moves the control closer to voltage mode control operation.

APPLICATION INFORMATION: SETUP GUIDE

In the UCC289x controllers, slope compensation is implemented by sourcing a linearly increasing current at the CS pin. When this current passes through the current sense filter resistor (R_F), it is converted to a slope compensation ramp which can be characterized by its (dV_S/dt) . The (dV_S/dt) of the slope compensation current is defined by R_{SLOPE} according to:

$$\frac{dI_S}{dt} = \frac{5 \times 2V}{t_{ON} \times R_{SLOPE}} \quad (25)$$

where

- 2V is the peak-to-peak ramp amplitude of the internal oscillator waveform
- 5 is the multiplication factor of the internal current mirror


The voltage equivalent of the compensation ramp (dV_S/dt) can be easily obtained by multiplying with R_F . After introducing the application specific m and (dV_L/dt) values, the equation can be rearranged for R_{SLOPE} :

$$R_{SLOPE} = \frac{5 \times 2V \times R_F}{t_{ON} \times m \times \left(\frac{dV_L}{dt}\right)} \quad (26)$$

ADDITIONAL APPLICATION INFORMATION


The UCC2891 family of controllers is dedicated to control current mode active clamp flyback or forward converters in an isolated power supply. The key advantage of the active clamp topologies is the zero voltage switching (ZVS) of the primary side semiconductors. This operating mode reduces the switching losses of the converter, thus facilitates higher switching frequencies or improves efficiency when operated at similar frequencies as its hard switched designs. The simplified schematics below demonstrate the typical implementations of these converters.

This active clamp flyback converter shown in Figure 8 highlights a high-side clamp circuit using an N-channel MOSFET transistor as the auxiliary clamp switch.



UDG-03153

Figure 8. Zero Voltage Switching Flyback Application



UDG-03154

Figure 9. Active Clamp Forward Converter

ADDITIONAL APPLICATION INFORMATION

Figure 9 shows an active clamp forward converter with high-side clamp utilizing a P-channel auxiliary switch. Detailed analysis and design examples of active clamp converters are published in the references listed at the end of this datasheet.

Gate Drive Implementations

Both topologies can make use of either the high-side or the low-side clamp arrangement. Depending on the choice of the clamp circuit, the gate drive requirements of the auxiliary switch are different.




Figure 10. High-Side N-Channel (UCC2893/4)




Figure 11. Low-Side P-Channel (UCC2891/2)

Interfacing with a high side N-channel clamp switch is achievable by using high side gate drive integrated circuits or through a gate drive transformer. When a transformer is used, special attention must be paid to the fact that the clamp switch is operated by the complementary waveform of the main power switch. Since the operating duty cycle of the converter can vary between 0 and D_{MAX}, the gate drive transformer must be able to drive the auxiliary switch with any duty cycle from 1-D_{MAX} to near 1.

The low side P-channel gate drive circuit involves a level shifter using a capacitor and a diode which ensures that the gate drive amplitude of the auxiliary switch is independent of the actual duty cycle of the converter.


Detailed analysis and design examples of these and many similar gate drive solutions are given in reference [6].

Bootstrap Biasing

Many converters use a bootstrap circuit to generate its own bias power during steady state operation. The popularity of this solutions is justified by the simplicity and high efficiency of the circuit. Usually, bias power is derived from the main transformer by adding a dedicated, additional winding to the structure. Using a flyback converter as shown in Figure 12, a bootstrap winding provides a quasi-regulated bias voltage for the primary side control circuits. The voltage on the VDD pin is equal to the output voltage times the turns ratio between the output and the bootstrap windings in the transformer. Since the output is regulated, the bias rail is regulated as well.

ADDITIONAL APPLICATION INFORMATION


While the same arrangement can be used in a forward type converter, the bootstrap winding off the main power transformer would not be able to provide a quasi-regulated voltage. In the forward converter, the voltage across the bootstrap winding equals the input voltage times the turns ratio. Accordingly the bias voltage would vary with the input voltage and most likely would exceed the maximum operating voltage of the control circuits at high line. A linear regulator can be used to limit and regulate the bias voltage if the power dissipation is acceptable. Another possible solution for the forward converter is to generate the bias voltage from the output inductor as shown in Figure 13.



UDG-03155

Figure 12. Bootstrap Bias 1, Flyback Example

This solution uses the regulated output voltage across the output inductor during the freewheeling period to generate a quasi-regulated bias for the control circuits.



UDG-03156

Figure 13. Bootstrap Bias 2, Forward Example

ADDITIONAL APPLICATION INFORMATION

This solution uses the regulated output voltage across the output inductor during the freewheeling period to generate a quasi-regulated bias for the control circuits.

Both of the illustrated solution provides reliable bias power during normal operation. Note that in both cases, the bias voltages are proportional to the output voltage. This nature of the bootstrap bias supply causes the converter to operate in a hiccup mode under significant overload or under short-circuit conditions as the bootstrap winding is not able to hold the bias rail above the undervoltage lockout threshold of the controller.

ADDITIONAL APPLICATION INFORMATION

References and Additional Development Tools

1. Evaluation Module: UCC2891EVM, 48-V to 3.3-V, 30-A Forward Converter with Active Clamp Reset.
2. User's Guide: Using the UCC2891EVM, 48-V to 3.3-V, 30-A Forward Converter with Active Clamp Reset, (SLUU178)
3. Application Note: Designing for High Efficiency with the UCC2891 Active Clamp PWM Controller, Steve Mappus (SLUA303)
4. Power Supply Design Seminar Topic: Design Considerations for Active Clamp and Reset Technique, D. Dalal, SEM1100–Topic3 (SLUP112)
5. Power Supply Design Seminar Topic: Active Clamp and Reset Technique Enhances Forward Converter Performance, B. Andreyca, SEM1000–Topic 3. (SLUP108)
6. Power Supply Design Seminar Topic: Design and Application Guide for High Speed MOSFET Gate Drive Circuits, L. Balogh, SEM1400–Topic 2 (SLUP169)
7. Datasheet: UCC3580, Single Ended Active-Clamp/Reset PWM Controller, (SLUS292A)
8. Evaluation Module: UCC3580EVM, Flyback Converters, Active Clamp vs. Hard–Switched (SLUU085)
9. Reference Designs: Highly Efficient 100W Isolated Power Supply Reference Design Using UCC3580–1, Texas Instruments Hardware Reference Design Number PMP206–C (SLUU146)
10. Reference Designs: Active Clamp Forward Reference Design using UCC3580–1. Texas Instruments Hardware Reference Design Number PMP368 (SLVR053, SLVR079, SLVR096)

Reference Circuit

For completeness, the schematic diagram of a complete active clamp forward converter is shown in Figure 14. The detailed description of the circuit operation and design procedure can be found in SLUU178.

ADDITIONAL APPLICATION INFORMATION








Figure 14. UCC2891 EVM Schematic

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 19




Figure 20




Figure 21




Figure 22

TYPICAL CHARACTERISTICS

**OSCILLATOR FREQUENCY
vs
JUNCTION TEMPERATURE**




Figure 23

**MAXIMUM DUTY CYCLE
vs
JUNCTION TEMPERATURE**




Figure 24

**CURRENT SENSE THRESHOLD VOLTAGE
vs
JUNCTION TEMPERATURE**




Figure 25

**SYNCHRONIZATION THRESHOLD VOLTAGE
vs
JUNCTION TEMPERATURE**




Figure 26

TYPICAL CHARACTERISTICS




Figure 27




Figure 28




Figure 29




Figure 30

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC2891D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2891	Samples
UCC2891DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2891	Samples
UCC2891DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2891	Samples
UCC2891DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2891	Samples
UCC2891PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2891	Samples
UCC2891PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2891	Samples
UCC2892D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2892	Samples
UCC2892DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2892	Samples
UCC2892PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	UCC2892	Samples
UCC2893D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2893	Samples
UCC2893DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2893	Samples
UCC2893PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	UCC2893	Samples
UCC2893PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	UCC2893	Samples
UCC2893PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	UCC2893	Samples
UCC2894D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2894	Samples
UCC2894DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2894	Samples
UCC2894DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2894	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC2894PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2894	Samples
UCC2894PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2894	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2891DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC2891PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
UCC2892DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC2893DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC2893PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
UCC2894DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC2894PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2891DR	SOIC	D	16	2500	333.2	345.9	28.6
UCC2891PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
UCC2892DR	SOIC	D	16	2500	333.2	345.9	28.6
UCC2893DR	SOIC	D	16	2500	333.2	345.9	28.6
UCC2893PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
UCC2894DR	SOIC	D	16	2500	333.2	345.9	28.6
UCC2894PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4211283-4/E 08/12

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated