



Sample &

Buv







SN54LV06A, SN74LV06A

SCES336J-MAY 2000-REVISED JANUARY 2016

# SNx4LV06A Hex Inverter Buffers/Drivers With Open-Drain Outputs

#### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max  $t_{pd}$  of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Outputs are Disabled During Power Up and Power Down With Inputs Tied to V<sub>CC</sub>
- Support Mixed-Mode Voltage Operation • on All Ports
- Ioff Supports Live insertion, Partial Power Down • Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2500-V Human-Body Model (A114-1)
  - 200-V Machine Model (A115-A)
  - 2000-V Charged-Device Mode (C101)

# 2 Applications

- Servers
- **Telecom Infrastructures**
- **TV Set-Top Boxes**
- UPS
- Printers •
- Elevators, and Escalators
- EPOS, ECR, and Cash Drawers
- Vending, Payment, Cash Machines

#### Description 3

These hex inverter buffers/drivers are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

The SN74LV06A device performs the Boolean function  $Y = \overline{A}$  in positive logic.

The open-drain output require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TVSOP (14)	3.60 mm x 4.40 mm
	SOIC (14)	8.65 mm × 3.91 mm
SN74LV06A	SOP (14)	10.30 mm x 5.30 mm
	SSOP (14)	6.20 mm x 5.30 mm
	TSSOP (14)	5.00 mm x 4.40 mm

#### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**





2

# **Table of Contents**

8

9

13

8.2 8.3

9.1

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (	Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics5
	6.6	Switching Characteristics, V_{CC} = 2.5 V $\pm$ 0.2 V 5
	6.7	Switching Characteristics, V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V 5
	6.8	Switching Characteristics, V_{CC} = 5 V $\pm$ 0.5 V
	6.9	Noise Characteristics 6
	6.10	
	6.11	Typical Characteristics 6
7	Para	meter Measurement Information7

#### Revision History 4

C	hanges from Revision I (February 2015) to Revision J	ute Maximum Ratings <sup>(1)</sup> table
•	Added T <sub>J</sub> Junction temperature to the <i>Absolute Maximum Ratings</i> <sup>(1)</sup> table	4
•	Changed Figure 6	10

#### Changes from Revision H (April 2005) to Revision I

	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section.	1
,	Changed datasheet title.	1

Detailed Description ......7 Functional Block Diagram ......7

10 Power Supply Recommendations ...... 10 11 Layout...... 10 11.1 Layout Guidelines ..... 10 11.2 Layout Example ..... 10 12 Device and Documentation Support ...... 11 12.1 Related Links ..... 11 12.2 Trademarks ..... 11 12.3 Electrostatic Discharge Caution ...... 11 12.4 Glossary..... 11

Mechanical, Packaging, and Orderable

Information ..... 11

EXAS STRUMENTS

www.ti.com

Page




#### SN54LV06A, SN74LV06A SCES336J – MAY 2000 – REVISED JANUARY 2016


#### www.ti.com

# 5 Pin Configuration and Functions





SN54LV06A . . . FK PACKAGE



NC - No internal connection

#### Pin Functions

Р	IN	1/0	DECODIDITION
NO.	NAME	I/O	DESCRIPTION
1	1A	I	Input 1
2	1Y	0	Output 1
3	2A	I	Input 2
4	2Y	0	Output 2
5	ЗA	I	Input 3
6	3Y	0	Output 3
7	GND	GND	Ground Pin
8	4Y	0	Output 4
9	4A	I	Input 4
10	5Y	0	Output 5
11	5A	I	Input 5
12	6Y	0	Output 6
13	6A	I	Input 6
14	V <sub>CC</sub>		Power Pin

SCES336J-MAY 2000-REVISED JANUARY 2016

www.ti.com

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	-0.5	7	V	
VI	Input voltage range <sup>(2)</sup>	-0.5	7	V	
Vo	Voltage range applied to any output in the high-impedanc	-0.5	7	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		-35	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
T <sub>stg</sub>	Storage temperature range	-65	150	°C	
TJ	Junction Temperature			150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN54LV	SN54LV06A <sup>(2)</sup>		V06A	UNIT	
			MIN	MAX	MIN MAX		UNIT	
V <sub>CC</sub>	Supply voltage		2		2	5.5	V	
		$V_{CC} = 2 V$	.5		1.5			
V	High level input voltage	$V_{\rm CC}$ = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V	
V <sub>IH</sub>	High level input voltage	$V_{CC}$ = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v	
		$V_{CC}$ = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		0.5		
VIL		$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
	Low level input voltage	$V_{CC} = 3 V$ to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	5.5	0	5.5	V	
		$V_{CC} = 2 V$		50		20	μA	
		$V_{CC}$ = 2.3 V to 2.7 V		2		2		
I <sub>OL</sub>	Low level output current	$V_{CC} = 3 V$ to 3.6 V		8		8	mA	
		$V_{CC}$ = 4.5 V to 5.5 V		16		16		
		$V_{CC}$ = 2.3 V to 2.7 V		200		200	ns/V	
Δt/Δv	Input transition rise and fall rate	$V_{CC}$ = 3 V to 3.6 V		100		100		
		$V_{CC}$ = 4.5 V to 5.5 V		20		20		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

(2) Product Preview.

### 6.4 Thermal Information

				SN74LV06A			
	THERMAL METRIC <sup>(1)</sup>	D	DB	DGV	NS	PW	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100.6	112.5	135.2	95.4	128.7	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.8	65.0	57.9	52.9	57.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	54.9	59.9	68.3	51.2	70.7	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	25.0	25.0	9.2	17.9	9.3	
$\Psi_{JB}$	Junction-to-board characterization parameter	54.7	59.3	67.6	53.8	70.0	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

# 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS V <sub>CC</sub> SN74LV06A			–40°C to 85°C SN74LV06A			–40°C to 125°C SN74LV06A	UNIT		
			MIN	ΤΥΡ ΜΑΧ	MIN	MIN TYP MAX				
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		0.1			0.1	0.1		
N	$I_{OL} = 2 \text{ mA}$	2.3 V		0.4			0.4	0.4	V	
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	3 V		0.44	0.44			0.44		
	I <sub>OL</sub> = 16 mA	4.5 V		0.55	0.55			0.55		
I <sub>I</sub>	$V_1 = 5.5 V \text{ or GND}$	0 to 5.5 V		±1			±1	±1	μA	
I <sub>OH</sub>	$V_{I} = V_{IL},$ $V_{OH} = V_{CC}$	5.5 V		±2.5			±2.5	±2.5	μA	
I <sub>CC</sub>	$V_I = V_{CC} \text{ or } GND,  I_O = 0$	5.5 V		20 20		20	20	μA		
I <sub>off</sub>	$V_1$ or $V_0 = 0$ to 5.5 V	0		5		5		5	μA	
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		1.6		1.6		1.6	pF	

# 6.6 Switching Characteristics, $V_{cc} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	٦	Γ <sub>A</sub> = 25°C	;	–40°C to SN74L		-40°C to 12 SN74LV06		UNIT
	(INPOT)	(001P01)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>		V	0 15 -		5.4 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	13 <sup>(1)</sup>	1	14	20
t <sub>PHL</sub>	A	ř	C <sub>L</sub> = 15 pF		7.2 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	13 <sup>(1)</sup>	1	14	ns
t <sub>PLH</sub>	A	Y	C <sub>1</sub> = 50 pF		9.7	15.2	1	18	1	19	5
t <sub>PHL</sub>	А	Y	C <sub>L</sub> = 50 pr		9.3	15.2	1	18	1	19	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 6.7 Switching Characteristics, $V_{cc} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD JT) CAPACITANCE -		<sub>A</sub> = 25°C		–40°C to SN74L		-40°C to 12 SN74LV0		UNIT
	(INPUT)	(001901)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	0 15 25		4.1 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	9.5	
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF		4.9 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	9.5	ns
t <sub>PLH</sub>	А	Y	C <sub>1</sub> = 50 pF		7.1	10.6	1	12	1	13	20
t <sub>PHL</sub>	A	Y	0 <sub>L</sub> = 50 pr		6.4	10.6	1	12	1	13	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### SN54LV06A, SN74LV06A

SCES336J-MAY 2000-REVISED JANUARY 2016

Texas Instruments

www.ti.com

# 6.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO (INPUT) (OUTPUT)			T <sub>A</sub> = 25°C			–40°C SN74I	to 85°C LV06A	-40°C to 12 SN74LV0	UNIT	
	(INPOT)	(001201)	CAFACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	Y	0 15 55		3 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	7	
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 15 pF		3.3 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	7	ns
t <sub>PLH</sub>	А	Y			4.8	7.5	1	8.5	1	9	
t <sub>PHL</sub>	А	Y	C <sub>L</sub> = 50 pF		4.4	7.5	1	8.5	1	9	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 6.9 Noise Characteristics<sup>(1)</sup>

 $V_{CC}$  = 3.3 V,  $C_L$  = 50 pF,  $T_A$  = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic VOL		-0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V


(1) Characteristics are for surface-mount packages only.

# 6.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	ONDITIONS	V <sub>cc</sub>	TYP	UNIT
0	Dever dissinction constitution			3.3 V	2.6	~ <b>F</b>
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 10 MHz	5 V	4.7	р⊦

# 6.11 Typical Characteristics




6

Copyright © 2000-2016, Texas Instruments Incorporated



# 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

# 8 Detailed Description

#### 8.1 Overview

These hex inverter buffers/drivers are designed for 2-V to 5.5-V  $V_{CC}$  operation.

The SN74LV06A device performs the Boolean function  $Y = \overline{A}$  in positive logic.

The open-drain output require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current back-flow through the devices when they are powered down.

#### 8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

SCES336J-MAY 2000-REVISED JANUARY 2016



www.ti.com

#### 8.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows up or down voltage translation
  - Inputs and outputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V

# 8.4 Device Functional Modes

Table 1. Function Table
(Each Inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

Copyright © 2000–2016, Texas Instruments Incorporated



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LV06A is a low drive Open drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5 V tolerant and the outputs open drain and 5.5 V tolerant allowing it to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

#### 9.2 Typical Application




Figure 5. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and is open drain so it has low output drive only. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The parallel output drive can create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions:
  - Load currents should not exceed 35 mA per output and 50 mA total for the part.

# **Typical Application (continued)**

9.2.3 Application Curves




Figure 6. Output During Power Up with 4 k Pull-up at 3.3 V

# 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple V<sub>CC</sub> terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitor is recommended for each power terminal. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

# 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. It is generally OK to float outputs unless the part is a transceiver.

# 11.2 Layout Example




Figure 7. Layout Diagram



# **12 Device and Documentation Support**

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LV06A	Click here	Click here	Click here	Click here	Click here
SN74LV06A	Click here	Click here	Click here	Click here	Click here

#### Table 2. Related Links

### 12.2 Trademarks

All trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Aug-2018

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV06AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV06A	Samples
SN74LV06APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples
SN74LV06APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV06A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



24-Aug-2018

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV06ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV06ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV06ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV06APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV06APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Dec-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV06ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV06ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV06ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV06APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV06APWT	TSSOP	PW	14	250	367.0	367.0	35.0

# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

# DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

# DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated