

32K x 8 HIGH-SPEED CMOS STATIC RAM

MAY 2012

FEATURES

- · High-speed access time: 10, 12 ns
- · CMOS Low Power Operation
 - 1 mW (typical) CMOS standby
 - 125 mW (typical) operating
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 5V power supply
- · Lead-free available

DESCRIPTION


The ISSI IS61C256AL is a very high-speed, low power, 32,768 word by 8-bit static RAMs. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}) input and an active LOW Output Enable (\overline{OE}) input. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61C256AL is pin compatible with other 32Kx8 SRAMs and are available in 28-pin SOJ and TSOP (Type I) packages.

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
VDD	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Χ	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Χ	Din	lcc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.5	W	
Іоит	DC Output Current (LOW)	20	mA	

Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.



OPERATING RANGE

Range	Ambient Temperature	Speed (ns)	V _{DD} (V)	
Commercial	0°Cto+70°C	-10	5V ± 5%	
Commercial	0°Cto+70°C	-12	5V ± 10%	
Industrial	-40°Cto+85°C	-12	5V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	Com.	- 1	1	μΑ
			Ind.	- 2	2	
ILO	Output Leakage	GND ≤ Vout ≤ Vdd,	Com.	-1	1	μA
		Outputs Disabled	Ind.	- 2	2	

Note: 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

				-10)	-12	
Symbol	Parameter	Test Conditions		Min.	Max.	Min. Max.	Unit
loc1	V _{DD} Operating	VDD=Max., CE=VIL	Com.	_	20	— 20	mA
	Supply Current	$I_{OUT} = 0 mA, f = 0$	Ind.	_	_	— 25	
lcc2	V _{DD} Dynamic Operating	$V_{DD} = Max., \overline{CE} = V_{IL}$	Com.	_	45	— 35	mA
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	_	_	— 40	
			typ.(2)			25	
ISB1	TTL Standby Current	V _{DD} =Max.,	Com.	_	1	— 1	mA
	(TTLInputs)	$\frac{V_{IN} = V_{IH} \text{ or } V_{IL}}{\overline{CE}} \ge V_{IH}, f = 0$	Ind.	_	_	— 2	
ISB2	CMOS Standby	VDD=Max.,	Com.	_	350	— 350	μA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	_		-
		$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le 0.2V$, $f = 0$	typ. ⁽²⁾			200	

Note:

CAPACITANCE^(1,2)

Symbol Parameter	Conditions	Max.	Unit	
CIN Input Capacitance	VIN = 0V	8	pF	
Cout Output Capacitance	Vout = 0V	10	pF	

Notes:

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 5V, TA = 25°C and not 100% tested.

^{1.} Tested initially and after any design or process changes that may affect these parameters.

^{2.} Test conditions: TA = 25°C, f = 1 MHz, VDD = 5.0V.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10 r Min.	ns Max	_	2 ns Max.	Unit
t rc	Read Cycle Time	10	_	12	_	ns
taa	Address Access Time	_	10	_	12	ns
toha	Output Hold Time	2	_	2	_	ns
tacs	CE Access Time	_	10	_	12	ns
t DOE	OE Access Time	_	6	_	6	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	ns
t HZOE ⁽²⁾	OE to High-Z Output	_	5	_	6	ns
tLZCS ⁽²⁾	CE to Low-Z Output	2	_	3	_	ns
thzcs(2)	CE to High-Z Output	_	5	_	7	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down	_	10	_	12	ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1






Figure 2



AC WAVEFORMS READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} = V_{IL} .
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.




WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-10r		-12 ו		
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
twc	Write Cycle Time	10	_	12	_	ns
tscs	CE to Write End	9		10	_	ns
taw	Address Setup Time to Write End	9	_	10	_	ns
tна	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0		0	_	ns
tpwE1	WE Pulse Width (OE LOW)	9		9	_	ns
tPWE2	WE Pulse Width (OE HIGH)	8		8	_	ns
tsd	Data Setup to Write End	7	_	7	_	ns
tho	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	ns

Notes:


- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)(1,2)






WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
lor	Data Retention Current	$\begin{aligned} & \text{VDD} = 2.0 \text{V}, \overline{\text{CE}} \geq \text{VDD} - 0.2 \text{V} \\ & \text{Vin} \geq \text{VDD} - 0.2 \text{V}, \text{ or Vin} \leq \text{Vss} + 0.2 \text{V} \end{aligned}$	Com. Ind.	_	50	90 100	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	Recovery Time	See Data Retention Waveform		trc		_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at VDD = 5V, $TA = 25^{\circ}C$ and not 100% tested.



ORDERING INFORMATION: IS61C256AL


Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number	Package
10	IS61C256AL-10JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-10T	TSOP (Type 1)
	IS61C256AL-10TL	TSOP (Type 1), Lead-free
12	IS61C256AL-12JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12T	TSOP (Type 1)
	IS61C256AL-12TL	TSOP (Type 1), Lead-free


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
12	IS61C256AL-12JLI	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12TI	TSOP (Type 1)
	IS61C256AL-12TLI	TSOP (Type 1), Lead-free









Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ISSI:

IS61C256AL-12JLI IS61C256AL-12TLI-TR IS61C256AL-12JLI-TR IS61C256AL-12TLI