

CMOS 8-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

■ CD4724B 8-bit addressable latch is a serial-input, parallel-output storage register that can perform a variety of functions.

Data are inputted to a particular bit in the latch when that bit is addressed (by-means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.

A master RESET input is available, which resets all bits to a logic "O" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic "O" level.

The CD4724B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Feature

- Selial data input = Active parallel output
- Storage register capability Master clear
- Can function as demultiplexer
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
 Meximum input current of 1 μA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C.
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	,
Voltages referenced to VSS Terminal)	ł.
NEW YOUTAGE RANGE, ALL INPUTS	1
DC INPUT CURRENT, ANY ONE INPUT	
DC INPUT CURHENT, ANT ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	,
For TA = -559C to + 100°C	ł.
For TA = +100°C to ±125°C Derate Linearity at 12mW/°C to 200mW	ł
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW	1
OPERATING-TEMPERATURE RANGE (TA)	5
OPERATING-TEMPERATURE HANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C	·
I SAN TEMPERATINE (DI IRING SOLDERING):	
At distance 1/18 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	2






Fig. 1- Logic diagram of CD4724B and detail of 1 of 8 latches.




TERMINAL ASSIGNMENT



Copyright © 2003, Texas Instruments Incorporated

CD4724B Types



Applications:


A/D converters

Multi-line decoders

CD4724B Types


RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ} C$ (Unless other	rwise specified)
For maximum reliability, nominal operating conditions should be selected so	o that operation
is always within the following ranges.	

CHARACTERISTIC	SEE	V _{DD}	LIM	UNITS		
	FIG. 15*	(V)	MIN.	MAX.	UNITS	
Supply Voltage Range: (At T _A = Full Package Temperature Range)			3	18	v	
Pulse Width, tw		5	200	~		
Data	(4)	10	100	-		
		15	80			
		5	400	-	ns	
Address	(8)	10	200	1	riş	
		15	125	-		
		5	150	-		
Reset	(5)	10	75	· · -		
		15	50	-		
Setup Time, ts		5	100	-		
Data to WRITE DISABLE	(6)	10	50	-		
		15	35	-	ns	
Hold Time, t _H		5	150	_		
Data to WRITE DISABLE	()	10	75	_	ns	
	_	15	50	-		



AQ 30% 70 % A I A2 70% -

Fig. 3- Definition of WRITE DISABLE ON time.




DRAM-TO-SOURCE VOLTAGE (VDS)

Fig.6 -- Typical output high (source) current characteristics.


-10 -10

* Circled numbers refer to times indicated on master timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines A0, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed +







DUTPUI


9205-2432083

92C5-27676RI


3

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	NTION	15	LIMITS AT INDICATED TEMPERATUR				TURES	(°C)	UNITS	
ISTIC	Vo	VIN	VDD						+25		
	(V)	(V)	$\overline{(v)}$	-55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	_	0,15	15	20	20	600	600	-	0.04	20	μA
-	_	0,20	20	100	100	3000	3000		0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	. –	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2,5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	. –	
POH IMITE	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	· -	
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	v
Low-Level, Voi Max.		0,10	10		0	.05		_	0	0.05	
	_	0,15	15		0	.05		-	0	0.05	
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	
High-Level,	-	0,10	10		9	.95		9.95	10	-	
VOH Min.	-	0,15	15		14	1.95		14.95	15	-	
Input Low	0.5, 4.5	-	5		1	1.5		-	—	1.5	
Voltage,	1, 9	-	10			3		—		3	ļ
VIL Max.	1.5,13.5	-	15			4			-	4	
Input High	0.5, 4.5	-	5			3.5		3.5			•
Voltage,	1, 9	-	10			7		7	_		
VIH Min.	1.5,13.5	-	15			11		11		-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_ 	±10-5	±0.1	μA



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



(deta to Qn) vs. load capacitance.




Fig. 9 — Typical transition time vs. load capacitance.






Fig.10 – Typical dynamic power dissipation vs. address cycle time.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ C$, $C_L = 50 \, pF$, Input t_r , $t_f = 20 \, ns$, $R_L = 200 \, K\Omega$

CHARACTERISTIC	CONDI SEE	TIONS VDD		NITS (AGE TYPES	UNITS	
	Fig. 15*	(V)	TYP.	MAX.		
Propagation Delay: tpLH,		5	200	400		
^t PHL	\bigcirc	10	75	150		
Data to Output,		15	50	100		
WRITE DISABLE		5	200	400		F
to Output, _{tPLH} ,	2	10	80	160	пs	
^t PHL		15	60	120		
		5	175	350		
Reset to Output,	3	10	80	160		V H 95
tphl		15	65	130		vîl
Address to Output,		5	225	450		
^t PLH	()	10	100	200		
^t PHL		15	75	150		
Transition Time, tTHL		5	100	200		F
(Any Output) #TLH		10	60	100	ns	
		15	40	80		
Minimum Pulse		5	100	200		۷ ₀₀ محم
Width, t _W	(4)	10	50	100	ns	v _{ss}
Data		15	40	80	4	
		5	200	400		
Address	8	10	100	200	ns	
		15	65	125		
		5	75	150		*
Reset	5	10	40	75	ns	A
		15	25	50		A
Minimum Setup		5	50	100		DATA I
Time, t _S	6	10	25	50	ns	
Data to WRITE DISABLE		15	20	35		
Minimum Hold		5	75	150		
Time, t _H	\bigcirc	10	40	75	ns	
Data to WRITE DISABLE		15	25	50		
Input Capacitance, CIN	Any Int	out	5	7.5	pF	


*Circled numbers refer to times indicated on master timing diagram.







3

COMMERCIAL CMOS HIGH VOLTAGE IC8









6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD4724BE	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD4724BE	Samples
CD4724BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD4724BF3A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF CD4724B, CD4724B-MIL :

Catalog: CD4724B

• Military: CD4724B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated