

MT88L70 3 Volt Integrated DTMF Receiver

Data Sheet

Features

- 2.7 3.6 volt operation
- Complete DTMF receiver
- Low power consumption
- · Internal gain setting amplifier
- Adjustable guard time
- Central office quality
- Power-down mode
- Inhibit mode
- Functionally compatible with Zarlink's MT8870D

Applications

- Paging systems
- · Repeater systems/mobile radio
- Credit card systems
- Remote control
- Personal computers
- Telephone answering machine

Ordering Information										
MT88L70AE MT88L70AS MT88L70AN MT88L70ASR MT88L70ANR MT88L70AE1 MT88L70AN1 MT88L70AN1 MT88L70ANR1 MT88L70AS1 MT88L70AS1	18 Pin PDIP 18 Pin SOIC 20 Pin SSOP 18 Pin SOIC 20 Pin SSOP 18 Pin PDIP* 20 Pin SSOP* 20 Pin SSOP* 18 Pin SOIC* 18 Pin SOIC*	Tubes Tubes Tubes Tape & Reel Tape & Reel Tubes Tape & Reel Tubes Tape & Reel								
* Pb Free Matte Tin										
	-40°C to +85°C									

Description

The MT88L70 is a complete 3 Volt, DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high and low group filters; the decoder uses digital counting techniques to detect and decode all 16 DTMF tone-pairs into a 4-bit code. External component count is minimized by on chip provision of a differential input amplifier, clock oscillator and latched three-state bus interface.





Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 1997-2005, Zarlink Semiconductor Inc. All Rights Reserved. August 2005





Pin Description

Pi	n #	Name	
18	20	Name	Description
1	1	IN+	Non-Inverting Op-Amp (Input).
2	2	IN-	Inverting Op-Amp (Input).
3	3	GS	Gain Select. Gives access to output of front end differential amplifier for connection of feedback resistor.
4	4	V_{Ref}	Reference Voltage (Output). Nominally $V_{DD}/2$ is used to bias inputs at mid-rail (see Figure 5 and Figure 6).
5	5	INH	Inhibit (Input). Logic high inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
6	6	PWDN	Power Down (Input). Active high. Powers down the device and inhibits the oscillator. This pin input is internally pulled down.
7	8	OSC1	Clock (Input).
8	9	OSC2	Clock (Output) . A 3.579545 MHz crystal connected between pins OSC1 and OSC2 completes the internal oscillator circuit.
9	10	V _{SS}	Ground (Input). 0 V typical.
10	11	TOE	Three State Output Enable (Input). Logic high enables the outputs Q1-Q4. This pin is pulled up internally.
11- 14	12- 15	Q1-Q4	Three State Data (Output). When enabled by TOE, provide the code corresponding to the last valid tone-pair received (see Table 1). When TOE is logic low, the data outputs are high impedance.
15	17	StD	Delayed Steering (Output). Presents a logic high when a received tone-pair has been registered and the output latch updated; returns to logic low when the voltage on St/GT falls below $V_{TSt.}$
16	18	ESt	Early Steering (Output). Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.

Pin Description

Pi	in #	Name	Description				
18	20	Name	Description				
17	19	St/GT	Steering Input/Guard time (Output) Bidirectional. A voltage greater than V_{TSt} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V_{TSt} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.				
18	20	V_{DD}	Positive power supply (Input). +3 V typical.				
	7, 16	NC	No Connection.				

Functional Description

The MT88L70 monolithic DTMF receiver offers small size, low power consumption and high performance, with 3 volt operation. Its architecture consists of a bandsplit filter section, which separates the high and low group tones, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

Filter Section

Separation of the low-group and high group tones is achieved by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters, the bandwidths of which correspond to the low and high group frequencies. The filter section also incorporates notches at 350 and 440 Hz for exceptional dial tone rejection. Each filter output is followed by a single order switched capacitor filter section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals. The outputs of the comparators provide full rail logic swings at the frequencies of the incoming DTMF signals.

Decoder Section

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to talk-off and tolerance to the presence of interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (this is referred to as the "signal condition" in some industry specifications) the "Early Steering" (ESt) output will go to an active state. Any subsequent loss of signal condition will cause ESt to assume an inactive state (see "Steering Circuit").

Steering Circuit

Before registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as character recognition condition). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes v_c (see Figure 3) to rise as the capacitor discharges. Provided signal condition is maintained (ESt remains high) for the validation period (t_{GTP}), v_c reaches the threshold (V_{TSt}) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 1) into the output latch. At this point the GT output is activated and drives v_c to V_{DD} . GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This facility, together with the capability of selecting

the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

Digit	TOE	INH	ESt	Q ₄	Q ₃	Q ₂	Q ₁
ANY	L	Х	Н	Z	Z	Z	Z
1	н	Х	Н	0	0	0	1
2	Н	Х	Н	0	0	1	0
3	Н	Х	Н	0	0	1	1
4	Н	Х	Н	0	1	0	0
5	Н	Х	Н	0	1	0	1
6	Н	Х	Н	0	1	1	0
7	Н	Х	Н	0	1	1	1
8	Н	Х	Н	1	0	0	0
9	Н	Х	Н	1	0	0	1
0	Н	Х	Н	1	0	1	0
*	Н	Х	Н	1	0	1	1
#	Н	Х	Н	1	1	0	0
А	Н	L	Н	1	1	0	1
В	Н	L	Н	1	1	1	0
С	Н	L	Н	1	1	1	1
D	Н	L	Н	0	0	0	0
А	Н	Н	L				
В	Н	Н	L		ected, th main the	•	
С	Н	Н	L	-	us detec		
D	Н	Н	L				

 Table 1 - Functional Decode Table

L=LOGIC LOW, H=LOGIC HIGH, Z=HIGH IMPEDANCE X = DON'T CARE

Guard Time Adjustment

In many situations not requiring selection of tone duration and interdigital pause, the simple steering circuit shown in Figure 3 is applicable. Component values are chosen according to the formula:

 $t_{REC} = t_{DP} + t_{GTP}$ $t_{ID} = t_{DA} + t_{GTA}$

The value of t_{DP} is a device parameter (see Figure 7) and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 μ F is recommended for most applications, leaving R to be selected by the designer.





Figure 3 - Basic Steering Circuit

Different steering arrangements may be used to select independently the guard times for tone present (t_{GTP}) and tone absent (t_{GTA}). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause. Guard time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing t_{REC} improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone drop-outs are required. Design information for guard time adjustment is shown in Figure 4.

Power-down and Inhibit Mode

A logic high applied to pin 6 (PWDN) will power down the device to minimize the power consumption in a standby mode. It stops the oscillator and the functions of the filters.

Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing characters A, B, C, and D. The output code will remain the same as the previous detected code (see Table 1).





Differential Input Configuration

The input arrangement of the MT88L70 provides a differential-input operational amplifier as well as a bias source (V_{Ref}) which is used to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the opamp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Figure 6 with the op-amp connected for unity gain and V_{Ref} biasing the input at 1/2V_{DD}. Figure 5 shows the differential configuration, which permits the adjustment of gain with the feedback resistor R₅.




Figure 5 - Differential Input Configuration

Crystal Oscillator

The internal clock circuit is completed with the addition of an external 3.579545 MHz crystal and is connected as shown in Figure 6 (Single-ended Input Configuration).

Applications

A single-ended input configuration is shown in Figure 6. For applications with differential signal inputs the circuit shown in Figure 5 may be used.




Figure 6 - Single-Ended Input Configuration

Absolute Maximum Ratings[†]

	Parameter	Symbol	Min.	Max.	Units
1	DC Power Supply Voltage	V _{DD}		7	V
2	Voltage on any pin	VI	V _{SS} -0.3	V _{DD} +0.3	V
3	Current at any pin (other than supply)	I _I		10	mA
4	Storage temperature	T _{STG}	-65	+150	°C
5	Package power dissipation	P _D		500	mW

⁺ Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Derate above 75 °C at 16 mW / °C. All leads soldered to board.

$\label{eq:commended_state} \textbf{Recommended Operating Conditions} \ - \ \textit{Voltages are with respect to ground} \ (\textit{V}_{SS}) \ \textit{unless otherwise stated}.$

	Parameter	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	DC Power Supply Voltage	V_{DD}	2.7	3.0	3.6	V	
2	Operating Temperature	Τ _Ο	-40		+85	°C	
3	Crystal/Clock Frequency	fc		3.579545		MHz	
4	Crystal/Clock Freq.Tolerance	∆fc		±0.1		%	

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

DC Electrical Characteristics - V_{DD} = 3.0 V+ 20%/-10%, V_{SS} = 0 V, -40°C \leq T_O \leq +85°C, unless otherwise stated.

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	s U	Standby supply current	I _{DDQ}		1	10	μA	PWDN=V _{DD}
2	P	Operating supply current	I _{DD}		2.0	5.5	mA	
3	P L Y	Power consumption	P _O		6		mW	f _c =3.579545 MHz
4		High level input	V _{IH}	2.1			V	V _{DD} = 3.0 V
5		Low level input voltage	V_{IL}			0.9	V	V _{DD} = 3.0 V
6	Ι	Input leakage current	$ _{\rm H}/ _{\rm H}$		0.05	5	μA	$V_{IN} = V_{SS} \text{ or } V_{DD}$
7	N P U	Pull up (source) current	I _{SO}		4	15	μΑ	TOE (pin 10) = 0, V _{DD} = 3.0 V
8	T S	Pull down (sink) current	I _{SI}		15	40	μA	$INH = V_{DD}, PWDN = V_{DD}, V_{DD} = 3.0 V$
9		Input impedance (IN+, IN-)	R _{IN}		10		MΩ	@ 1 kHz
10		Steering threshold voltage	V _{TSt}		$0.465V_{\text{DD}}$		V	

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
11		Low level output voltage	V _{OL}			V _{SS} +0.03	V	No load
12	0	High level output voltage	V _{OH}	V _{DD} -0.03			V	No load
13	U T	Output low (sink) current	I _{OL}	1.5	8		mA	V _{OUT} = 0.4 V
14	P U T	Output high (source) current	I _{OH}	1.0	3.0		mA	V _{OUT} = 3.6 V, V _{DD} = 3.6 V
15	S	V _{Ref} output voltage	V _{Ref}		0.512V _{DD}		V	No load
16		V _{Ref} output resistance	R _{OR}		1		kΩ	

DC Electrical Characteristics - V_{DD} = 3.0 V+ 20%/-10%, V_{SS} = 0 V, -40°C \leq T_O \leq +85°C, unless otherwise stated.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

Operating Characteristics - V_{DD} = 3.0 V+20%/-10%, V_{SS} = 0 V, -40°C \leq T_O \leq +85°C, unless otherwise stated. **Gain Setting Amplifier**

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Input leakage current	I _{IN}			100	nA	$V_{SS} \le V_{IN} \le V_{DD}$
2	Input resistance	R _{IN}	10			MΩ	
3	Input offset voltage	V _{OS}			25	mV	
4	Power supply rejection	PSRR	50			dB	1 kHz
5	Common mode rejection	CMRR	40			dB	V_{SS} + 0.75 V \leq V_{IN} \leq $V_{DD}\text{-}0.75$ biased at V_{Ref} =1.5 V
6	DC open loop voltage gain	A _{VOL}	32			dB	
7	Unity gain bandwidth	f _C	0.30			MHz	
8	Output voltage swing	Vo		2.2		V_{pp}	Load \geq 100 k Ω to V_{SS} @ GS
9	Maximum capacitive load (GS)	CL			100	pF	
10	Resistive load (GS)	R _L			50	kΩ	
11	Common mode range	V _{CM}		1.5		V _{pp}	No Load

AC Electrical Characteristics - V_{DD} = 3.0 V +20%/-10%, V_{SS} = 0 V, -40°C \leq T_O \leq +85°C, using Test Circuit shown in Fig. 6.

	Characteristics	Sym	Min.	Typ‡	Max	Units	Notes*
1	Valid input signal levels (each tone of composite signal)		-34 15.4		-4.0 489	dBm mV _{RMS}	1,2,3,5,6,9 Min @ V _{DD} =3.6 V Max @ V _{DD} =2.7 V
2	Negative twist accept				8	dB	2,3,6,9,12
3	Positive twist accept				8	dB	2,3,6,9,12
4	Frequency deviation accept		$\pm 1.5\% \pm 2$ Hz				2,3,5,9
5	Frequency deviation reject		±3.5%				2,3,5,9
6	Third zone tolerance			-16		dB	2,3,4,5,9,10
7	Noise tolerance			-12		dB	2,3,4,5,7,9,10
8	Dial zone tolerance			+22		dB	2,3,4,5,8,9,11

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

*NOTES

- 1. dBm= decibels above or below a reference power of 1 mW into a 600 ohm load.


- dBm= decibels above or below a reference power of 1 mW into a 6
 Digit sequence consists of all DTMF tones.
 Tone duration= 40 ms, tone pause= 40 ms.
 Signal condition consists of nominal DTMF frequencies.
 Both tones in composite signal have an equal amplitude.
 Tone pair is deviated by ±1.5%±2 Hz.
 Bandwidth limited (3 kHz) Gaussian noise.
 The precise dial tone frequencies are (350 Hz and 440 Hz) ± 2%.
 For an error rate of better than 1 in 10,000.
 Deferenced to lowest level frequency component in DTME signal.
- 10. Referenced to lowest level frequency component in DTMF signal.
- 11. Referenced to the minimum valid accept level.
- 12. Guaranteed by design and characterization.

		Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Conditions
1		Tone present detect time	t _{DP}	5	11	14	ms	Note 1
2	т	Tone absent detect time	t _{DA}	0.5	4	8.5	ms	Note 1
3	I M	Tone duration accept	t _{REC}			40	ms	Note 2
4	I N	Tone duration reject	t _{REC}	20			ms	Note 2
5	G	Interdigit pause accept	t _{ID}			40	ms	Note 2
6		Interdigit pause reject	t _{DO}	20			ms	Note 2
7		Propagation delay (St to Q)	t _{PQ}			11	μS	TOE=V _{DD}
8	U T Output data set up (Q to StD)		t _{PStD}			20	μS	TOE=V _{DD}
9			t _{QStD}		5.0		μS	TOE=V _{DD}
10			t _{PTE}		50		ns	load of 10 kΩ, 50 pF
11	S	Propagation delay (TOE to Q DISABLE)	t _{PTD}		130		ns	load of 10 kΩ, 50 pF
12	P D	Power-up time	t _{PU}		30		ms	Note 3
13	W N	Power-down time	t _{PD}		20		ms	
14		Crystal/clock frequency	f _C	3.5759	3.5795	3.5831	MHz	
15	С	Clock input rise time	t _{LHCL}			110	ns	Ext. clock
16	0	Clock input fall time	t _{HLCL}			110	ns	Ext. clock
17	C K	Clock input duty cycle	DC_CL	40	50	60	%	Ext. clock
18		Capacitive load (OSC2)	C _{LO}			15	pF	

AC Electrical Characteristics - V_{DD} = 3.0 V+20%/-10%, V_{SS} = 0 V, -40°C \leq To \leq +85°C, using Test Circuit shown in Figure 6.

‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

*NOTES:
1. Used for guard-time calculation purposes only and tested at -4 dBm.
2. These, user adjustable parameters, are not device specifications. The adjustable settings of these minimums and maximums are recommendations based upon network requirements.
3. With valid tone present at input, t_{PU} equals time from PDWN going low until ESt going high.



EXPLANATION OF EVENTS


- A) TONE BURSTS DETECTED, TONE DURATION INVALID, OUTPUTS NOT UPDATED.
- B) TONE #n DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS.
- C) END OF TONE #n DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.
- D) OUTPUTS SWITCHED TO HIGH IMPEDANCE STATE.
- E) TONE #n+1 DETECTED, TONE DURATION VALID, TONE DECODED AND LATCHED IN OUTPUTS (CURRENTLY HIGH IMPEDANCE).
- F) ACCEPTABLE DROPOUT OF TONE #n+1, TONE ABSENT DURATION INVALID, OUTPUTS REMAIN LATCHED.
- G) END OF TONE #n+1 DETECTED, TONE ABSENT DURATION VALID, OUTPUTS REMAIN LATCHED UNTIL NEXT VALID TONE.

EXPLANATION OF SYMBOLS

V_{in} DTMF COMPOSITE INPUT SIGNAL.

- ESt EARLY STEERING OUTPUT. INDICATES DETECTION OF VALID TONE FREQUENCIES.
- St/GT STEERING INPUT/GUARD TIME OUTPUT. DRIVES EXTERNAL RC TIMING CIRCUIT.
- Q₁-Q₄ 4-BIT DECODED TONE OUTPUT.
- StD DELAYED STEERING OUTPUT. INDICATES THAT VALID FREQUENCIES HAVE BEEN PRESENT/ABSENT FOR THE REQUIRED GUARD TIME THUS CONSTITUTING A VALID SIGNAL.
- TOE TONE OUTPUT ENABLE (INPUT). A LOW LEVEL SHIFTS Q1-Q4 TO ITS HIGH IMPEDANCE STATE.
- tREC MAXIMUM DTMF SIGNAL DURATION NOT DETECTED AS VALID.
- t_{REC} MINIMUM DTMF SIGNAL DURATION REQUIRED FOR VALID RECOGNITION.
- t_{ID} MINIMUM TIME BETWEEN VALID DTMF SIGNALS.
- t_{DO} MAXIMUM ALLOWABLE DROP OUT DURING VALID DTMF SIGNAL.
- t_{DP} TIME TO DETECT THE PRESENCE OF VALID DTMF SIGNALS.
- t_{DA} TIME TO DETECT THE ABSENCE OF VALID DTMF SIGNALS.
- t_{GTP} GUARD TIME, TONE PRESENT.
- t_{GTA} GUARD TIME, TONE ABSENT.


Figure 7 - Timing Diagram




Notes:

- 1. A visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimension are in millimeters.
- 3. Dimensions D and E1 do not include mould flash or protusion. Mould flash or protusion shall not exceed
- 0.20 mm per side. D and E1 are maximum plastic body size dimensions including mould mismatch.
 4. Dimension b does not include dambar protusion/intrusion. Allowable dambar protusion shall be 0.13 mm total in excess of b dimension. Dambar intrusion shall not reduce dimension b by more than 0.07 mm.

© Zarlink Semiconductor 2002 All rights reserved.						Package Code
ISSUE	1	2	3		Previous package codes	Package Outline for 20 lead
ACN	201933	205234	212477	SEMICONDUCTOR	NP/N	SSOP (5.3mm Body Width)
DATE	27Feb97	25Sep98	3Apr02			
APPRD.						GPD00294





		ol Dime			Altern. Dimensions				
Symbol	in ı	millimet	res		in inches				
,		Nominal	MAX		MIN	Nominal	MAX		
Α	2.35		2.65		0.093		0.104		
A1	0.10		0.30		0.004		0.012		
A2	2.25		2.35		0.089		0.092		
D	11.35		11.75		0.447		0.463		
Н	10.00		10.65		0.394		0.419		
E	7.40		7.60		0.291		0.299		
L	0.40		1.27		0.016		0.050		
е	1.27 BSC.				0.050 BSC.				
b	0.33		0.51		0.013		0.020		
С	0.23		0.32		0.009		0.013		
θ	0°		8°		0°		8°		
h	0.25		0.75		0.010		0.029		
	Pin features								
Ν	18								
Conforms to JEDEC MS-013AB Iss. C									

Notes:

- 1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimensions are in millimeters
- 3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
- 4. Dimension E1 do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
- 5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.						Package Code	
ISSUE	1	2	3		Previous package codes	Package Outline for	
ACN	6746	201940	212432	SEMICONDUCTOR	MP/S	18 lead SOIC (0.300" Body Width)	
DATE	7Apr95	27Feb97	25Mar02		,		
APPRD.						GPD00014	



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microsemi:

MT88L70ASR1 MT88L70AN1 MT88L70ANR1 MT88L70AS1 MT88L70AE1