

Octal Channel 12-Bit, 80 MSPS and Low-Power ADC

Check for Samples: [ADS5292](http://www.ti.com/product/ads5292#samples)

-
- -
	- **Decimation Filter = 2**
	-
- -
	-
	-
- -
	- **– Programmable IIR High Pass Filter to**
	-
	-
- -
	-
	-
- **• Internal and External References**
-
-
- **Cycle Cycle With external references as well.** With external references as well.
-

-
- **• Communication Applications**
- **• Multi-channel Data Acquisition**

¹FEATURES DESCRIPTION

Using CMOS process technology and innovative **• Maximum Sample Rate: 80 MSPS/12-Bit** circuit techniques, the ADS5292 is a low power **Figh Signal-to-Noise Ratio**
 • 70-dBFS SNR at 5 MHz/80 MSPS
 • 10-dBFS SNR at 5 MHz/80 MSPS
 • 10-dBFS SNR at 5 MHz/80 MSPS – 70-dBFS SNR at 5 MHz/80 MSPS high SNR, low SFDR, and consistent overload **– 71.5-dBFS SNR at 5 MHz/80 MSPS and** recovery allow users to design high performance

– 85-dBc SFDR at 5 MHz/80 MSPS The ADS5292 has a digital processing block that integrates several commonly used digital functions for **• Low Power Consumption** improving system performance. It includes a digital **– 48 mW/CH at 50 MSPS** filter module that has built-in decimation filters (with **– 54 mW/CH at 65 MSPS** low-pass, high-pass and band-pass characteristics). The decimation rate is also programmable (by 2, by **– 66 mW/CH at 80 MSPS (2 LVDS Wire Per Channel) Channel**
applications, where the filters can be used
conveniently to improve SNR and knock-off **• Digital Processing Block** conveniently to improve SNR and knock-off **– Programmable FIR Decimation Filter and** harmonics, while at the same time reducing the **Oversampling to Minimize Harmonic buthally output data rate. The device includes an averaging** mode where two channels (or even four channels) **Interference** can be averaged to improve SNR.

Minimize DC Offset Serial LVDS outputs reduce the number of interface lines and enable the highest system integration. The **– Programmable Digital Gain: 0 dB to 12 dB** digital data from each channel ADC can be output **– 2- or 4- Channel Averaging** over one or two wires of LVDS output lines **• Flexible Serialized LVDS Outputs:** depending on the ADC sampling rate. This 2-wire interface helps keep the serial data rate low, allowing **– One or Two wires of LVDS Output Lines per** low cost FPGA based receivers to be used even at **Channel Depending on ADC Sampling Rate** high sample rate. A unique feature is the **– Programmable Mapping Between ADC** programmable mapping module that allows flexible **Input Channels and LVDS Output Pins-** mapping between the input channels and the LVDS *Eases* **Board Board Boa – Variety of Test Patterns to Verify Data** of LVDS output routing and can potentially result in **Capture by FPGA/Receiver Capture** cheaper system boards by reducing the number of PCB layers.

The device integrates an internal reference trimmed **• 1.8V Operation for Low Power Consumption** match across **Frequency Noise Suppression**
 • Performance is expected to be achieved through the
 Recovery From 6-dB Overload within 1 Clock
 • internal reference mode. The device can be driven \mathbf{h} **internal reference mode. The device can be driven**

Package: 12-mm × 12-mm 80-Pin QFP The device is available in a 12 mm x 12 mm 80-pin QFP. It is specified over a –40°C to 85°C operating **APPLICATIONS** temperature range. ADS5292 is completely pin-to-pin and register compatible to ADS5294. **• Ultrasound Imaging**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

NSTRUMENTS

FXAS

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Figure 1. Block Diagram

PIN CONFIGURATION

PIN FUNCTIONS

Copyright © 2011–2012, Texas Instruments Incorporated and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS788B&partnum=ADS5292) Feedback 3

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292) SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

Texas
Instruments

PIN FUNCTIONS (continued)

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.

(2) When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKN is < |0.3V|. This prevents the ESD protection diodes at the clock input pins from turning on.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

Texas
Instruments

RECOMMENDED OPERATING CONDITIONS

(1) See the Large and Small Signal Input [Bandwidth](#page-52-0) section.

ELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE

Typical values are at 25°C, AVDD = 1.8V, LVDD = 1.8V, 50% clock duty cycle, –1dBFS differential analog input, 12Bit/80 MSPS, ADC is configured in internal reference mode (unless otherwise noted). MIN and MAX values are across the full temperature range T_{MIN} = -40° C to T_{MAX} = 85°C, AVDD = 1.8 V, LVDD = 1.8 V.

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

ELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE (continued)

Typical values are at 25°C, AVDD = 1.8V, LVDD = 1.8V, 50% clock duty cycle, –1dBFS differential analog input, 12Bit/80 MSPS, ADC is configured in internal reference mode (unless otherwise noted). MIN and MAX values are across the full temperature range T_{MIN} = -40° C to T_{MAX} = 85°C, AVDD = 1.8 V, LVDD = 1.8 V.

DIGITAL CHARACTERISTICS

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. $AVDD = 1.8V$, $LVDD = 1.8V$

Figure 2. LVDS Output Voltage Levels

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

EXAS STRUMENTS

TIMING REQUIREMENTS(1)(2)(3)

Typical values are at 25°C, AVDD = 1.8 V, LVDD = 1.8 V, sampling frequency = 80 MSPS, 12-bit, sine-wave input clock = 1.5-Vpp clock amplitude, C_{LOAD} = 5 pF, R_{LOAD} = 100 Ω, unless otherwise noted. MIN and MAX values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = 1.8 V, LVDD = 1.7 V to 1.9 V.

(1) Timing parameters are ensured by design and characterization and not tested in production.

(2) Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(3) Data valid refers to logic HIGH of 100 mV and logic LOW of –100 mV.

Table 1. LVDS Timing at Different Sampling Frequencies - 2 Wire Interface, 5x Serialization(1)

(1) Bit clock and Frame clock jitter has been included in the Setup and hold timing.

 (2) Values below correspond to t_{delay}, NOT t_{PROG}

Table 2. LVDS Timing at Different Sampling Frequencies - 1 Wire Interface, 12x Serialization(1)

(1) Bit clock and Frame clock jitter has been included in the Setup and hold timing.

 (2) Values below correspond to t_{delay}, NOT t_{PROG}

LVDS TIMING DIAGRAM

Figure 3. 12-bit 2 wire LVDS Timing Diagram

Figure 4. Timing Diagram

Figure 6. Enlarged 2 Wire LVDS Timing Diagram (12 bit)

Figure 7. Definition of Setup and Hold Times $t_{\text{SU}} = min(t_{\text{SU1}}, t_{\text{SU2}})$; $t_{\text{H}} = min(t_{\text{H1}}, t_{\text{H2}})$

TYPICAL CHARACTERISTICS

Figure 8. FFT for 5 MHz Input Signal, Sample Rate = 80

Figure 9. FFT for 15 MHz Input Signal, Sample Rate = 80

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

EXAS NSTRUMENTS

Figure 12. FFT for 15 MHz Input Signal, Sample Rate = 40 Figure 13. FFT for 65 MHz Input Signal, Sample Rate = 40 MSPS MSPS

Figure 14. FFT with Two Tone Signal Figure 15. Signal-to-Noise Ratio Across Input Signal Frequency

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

Figure 18. Spurious-Free Dynamic Range vs. Digital Gain Figure 19. Performance vs. Input Amplitude

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

EXAS STRUMENTS

TYPICAL CHARACTERISTICS (continued)

20 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS788B&partnum=ADS5292) Feedback Copyright © 2011–2012, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)

Figure 24. Spurious-Free Dynamic Range Across AVDD and Figure 25. Crosstalk vs. Frequency Temperature

Figure 26. Phase Noise for 5 MHz Input Signal, Sample rate Figure 27. Integral Non-Linearity
 = 80 MSPS

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292) SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

EXAS STRUMENTS

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

 -140 −130 −120 −110 −100 −90 −80 −70 −60 −50 −40 −30 −20 −10 0

Amplitude (dB)

Amplitude

(dB)

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

0 HPF_DISABLED HPF_ENABLED -10 −20 −30 Amplitude (dBFS) Amplitude (dBFS) −50 −70 −90 -100 −110 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 Input Signal Frequency (MHz)

TYPICAL CHARACTERISTICS (continued)

Typical values are at 25°C, AVDD = 1.8 V, LVDD = 1.8 V, 50% clock duty cycle, –1 dBFS differential analog input, 12Bit/80 MSPS, ADC is configured in the internal reference mode, unless otherwise noted.

Figure 36. FFT with HPF Enabled and Disabled, No Signal Figure 37. FFT (Full-Band) for 5 MHz Input Signal, Sample
Rate = 80 MSPS with Low Frequency Noise Suppression
Enabled

NSTRUMENTS

SNR = 70.3 dBFS

Texas

TYPICAL CHARACTERISTICS (continued)

Figure 40. Power Consumption on Analog Supply Figure 41. Power Consumption on Digital Supply

Figure 42. Power Consumption on Analog Supply Figure 43. Power Consumption on Digital Supply

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292) SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

SERIAL INTERFACE

ADS5292 has a set of internal registers that can be accessed by the serial interface formed by pins CS (Serial interface Enable – Active Low), SCLK (Serial Interface Clock) and SDATA (Serial Interface Data).

When $\overline{\text{CS}}$ is low.

- Serial shift of bits into the device is enabled.
- Serial data (SDATA) is latched at every rising edge of SCLK.
- SDATA is loaded into the register at every $24th$ SCLK rising edge

If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active \overline{CS} pulse. The first eight bits form the register address & the remaining 16 bits the register data. The interface can work with SCLK frequencies from 15 MHz down to very low speeds (few Hertz) and also with non-50% SCLK duty cycle.

Register Initialization

After power-up, the internal registers must be initialized to the respective default values. Initialization can be done in one of two ways:

- 1. Through a hardware reset, by applying a high pulse on the RESET pin; or
- 2. Through a software reset; using the serial interface, set the RST bit high. Setting this bit initializes the internal registers to the respective default values and then self-resets the bit low. In this case, the RESET pin stays low (inactive).

Figure 44. Serial Interface Timing

SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at 25°C, MIN and MAX values across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, AVDD = 1.8 V, LVDD = 1.8 V, unless otherwise noted.

RESET TIMING

Typical values at 25°C, MIN and MAX values across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$ (unless otherwise noted)

NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.

Figure 45. Reset Timing Diagram

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back on SDOUT pin. This may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

By default, after power up and device reset, the SDOUT pin is in the high-impedance state. When the readout mode is enabled using the register bit <READOUT>, SDOUT outputs the contents of the selected register serially, described as follows.

Set register bit <READOUT> = 1 to put the device in serial readout mode. This disables any further writes into the internal registers, EXCEPT the register at address 1. Note that the <READOUT> bit itself is also located in register 1.

The device can exit readout mode by writing <READOUT> to 0.

Only the contents of register at address 1 cannot be read in the register readout mode.

- Initiate a serial interface cycle specifying the address of the register (A7-A0) whose content is to be read.
- The device serially outputs the contents (D15–D0) of the selected register on the SDOUT pin.
- The external controller can latch the contents at the rising edge of SCLK.
- To exit the serial readout mode, reset register bit <READOUT> = 0, which enables writes into all registers of the device. At this point, the SDOUT pin enters the high-impedance state.

Figure 46. Serial Readout Timing

DEFAULT STATES AFTER RESET

- Device is in normal operation mode with 12-bit ADC enabled for all channels.
- Output interface is 1-wire, 12x serialization with 6xbit clock and 1xframe clock frequency
- Serial readout is disabled
- PDN pin is configured as global power-down pin
- Digital gain is set to 0 dB.
- Digital modes such as LFNS, digital filters, and so on, are disabled.

Register Map

Table 3. Summary of Functions Supported by Serial Interface (1)(2)(3)(4)

(1) The unused bits in each register (identified as blank table cells) must be programmed as '0'.

(2) $X = \text{ Register bit referenced by the corresponding name and description}$

(3) Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 when the particular register is programmed.

(4) Multiple functions in a register can be programmed in a single write operation.

DESCRIPTION OF SERIAL REGISTERS

POWER-DOWN MODES

Each of the 8 channels can be individually powered down. PDN_CH<N> controls the power-down mode for ADC channel <N>. In addition to channel-specific power-down, the ADS5292 also has two global power-down modes:

- 1. The partial power-down mode. It partially powers down the chip; recovery from this mode is faster in 5 µs, provided that the clock has been running for at least 50 µs before exiting this mode.
- 2. The complete power-down mode. It completely powers down the chip, and involves a much longer recovery time $100 \mu s$.

In addition to programming the chip in either of these two power-down modes (through either the PDN_PARTIAL or PDN_COMPLETE bits), the PD pin itself can be configured as either a partial power-down pin or a complete power-down pin control. For example, if PDN_PIN_CFG=0 (default), when the PD pin is high, the device enters complete power-down mode. However, if PDN_PIN_CFG=1, when the PD pin is high, the device enters partial power-down mode.

LOW FREQUENCY NOISE SUPPRESSION MODE

The low frequency noise suppression mode is specifically useful in applications where good noise performance is desired in the frequency band of 0 to 1 MHz (around DC). Setting this mode shifts the low-frequency noise of the ADS5292 to approximately Fs/2, thereby, moving the noise floor around DC to a much lower value. LFNS_CH<8:1> enables this mode individually for each channel. See [Figure](#page-23-0) 38 and [Figure](#page-23-0) 39.

ANALOG INPUT INVERT

Normally, IN_P pin represents the positive analog input pin, and INN represents the complementary negative input. Setting the bits marked INVERT_CH<8:1> (individual control for each channel) causes the inputs to be swapped. IN_N now represents the positive input, and IN_P the negative input.

LVDS TEST PATTERNS

The ADS5292 can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. All these patterns can be synchronized across devices by the sync function either through the hardware SYNC pin or the software sync bit TP_SOFT_SYNC bit in register 0x25. TP_HARD_SYNC bit when set enables the Test patterns to be synchronized by the hardware SYNC Pin. When the software sync bit TP_SOFT_SYNC bit is set, special timing is needed.

- Setting EN_RAMP to 1 causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1 LSB every clock cycle. After hitting the full scale code, it returns back to zero code and ramps again.
- The device can also be programmed to output a constant code by setting SINGLE_CUSTOM_PAT to 1, and programming the desired code in BITS_CUSTOM1<13:0>. In this mode, BITS_CUSTOM1<13:0> take the place of the 12-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes the same way as normal ADC data are.
- The device may also be made to toggle between two consecutive codes, by programming DUAL_CUSTOM_PAT to 1. The two codes are represented by the contents of BITS_CUSTOM1<13:0> and BITS_CUSTOM2<13:0>.
- In addition to custom patterns, the device may also be made to output two preset patterns:
	- **Deskew patten** Set using PAT_DESKEW, this mode replaces the 12-bit ADC output D<13:0> with the 0101010101010101 word.
	- **Sync pattern –** Set using PAT_SYNC, the normal ADC word is replaced by a fixed 11111110000000 word.
	- **PRBS patterns:** The device can give 9 bit or 23 bit LFSR Pseudo random pattern on the channel outputs that are controlled by the register 0x25. To enable the PRBS pattern **PRBS_TP_EN** bit in the register 0x25 needs to be set. Default is the 23 bit LFSR but 9 bit LFSR can be chosen by setting **PRBS_MODE_2** bit. The seed value for the PRBS patterns can be chosen by enabling the **PRBS_SEED_FROM_REG** bit to 1 and the value written to the PRBS_SEED registers in 0x24 and 0x23.

Note that only one of the above patterns should be active at any given instant.

BIT-BYTE-WORD WISE OUTPUT

Register 0x28 can select the LVDS ADC output as bit-wise,byte-wise or word-wise in the two wire mode. [Figure](#page-36-0) 47 and [Figure](#page-37-0) 48 illustrate the details.

Figure 47. 12-Bit Word Wise

Figure 48. 14-Bit Word Wise

DIGITAL PROCESSING BLOCKS

The ADS5292 integrates a set of commonly useful digital functions that can be used to ease system design. These functions are shown in the digital block diagram of [Figure](#page-38-0) 49 and described in the following sections.

Figure 49. Digital Processing Block Diagram

PROGRAMMABLE DIGITAL GAIN

In applications where the full scale swing of the analog input signal is much less than the $2 V_{PP}$ range supported by the ADS5292, a programmable digital gain can be set to achieve the full-scale output code even with a lower analog input swing. The programmable gain for each channel can be individually set using a set of four bits, indicated as GAIN_CHN<3:0> for Channel N. The gain setting is coded in binary from 0-12 dB as shown in [Table](#page-38-1) 4.

Table 4. Gain Setting for Channel N

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS788B&partnum=ADS5292) Feedback 39

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

CHANNEL AVERAGING

In the default mode of operation, the LVDS outputs <8..1> contain the data of the ADC Channels <8..1>. By setting the EN_CHANNEL_AVG bit to '1', the outputs from multiple channels can be averaged. The resulting outputs from the Channel averaging block (which is bypassed in the default mode) are referred to as Bins. The contents of the Bins <8..1> come out on the LVDS outputs <8..1>. The contents of each of the 8 bins are determined by the register bits marked AVG CTRLn<1:0> where n stands for the Bin number. The different settings are shown below:

40 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS788B&partnum=ADS5292) Feedback Copyright © 2011–2012, Texas Instruments Incorporated

When the contents of a particular bin is set to Zero, then the LVDS buffer corresponding to that bin gets automatically powered down.

DECIMATION FILTER

The decimation filter is implemented as 24-tap FIR with symmetrical coefficients (each coefficient is 12-bit signed). The filter equation is:

$$
y(n) = \left(\frac{1}{2^{11}}\right) \times \left[(h_0 \times x(n) + h_1 \times x(n-1) + h_2 \times x(n-2) + ... + h_{11} \times x(n-11) + h_{11} \times x(n-12) + ... + h_1 \times x(n-22) + h_0 \times x(n-23) \right]
$$

(1)

By setting the register bit \langle ODD_TAPn \rangle = 1, a 23-tap FIR is implemented:

$$
y(n) = \left(\frac{1}{2^{11}}\right) \times \left[\left(\frac{h_0 \times x(n) + h_1 \times x(n-1) + h_2 \times x(n-2) + ... + h_{10} \times x(n-10) + h_{11} \times x(n-11) + h_{10} \times x(n-12) \dots + h_1 \times x(n-21) + h_0 \times x(n-22)\right]\right]
$$
(2)

In [Equation](#page-41-0) 1 and Equation 2, h0, h1 $\dots h_{11}$ are 12 bit signed representation of the coefficients, $x(n)$ is the input data sequence to the filter and $y(n)$ is the filter output sequence.

A decimation filter can be introduced at the output of each channel. To enable this feature, the GLOBAL_EN_FILTER should be set to '1'. Setting this bit to '1' increases the overall latency of each channel to 20 clock cycles irrespective of whether the filter for that particular channel has been chosen or not (using the USE_FILTER bit). The bits marked FILTERn_COEFF_SET<2:0>, FILTERn_RATE<2:0>, ODD_TAPn and USE FILTERn represent the controls for the filter for Channel n. Note that these bits are functional only when the GLOBAL_EN_FILTER gets set to '1'. For illustration, the controls for channel 1 are listed in [Table](#page-42-0) 5:

The USE FILTER1 bit determines whether the filter for Channel 1 is used or not. When this bit is set to '1', the filter for channel 1 is enabled. When this bit is set to '0', the filter for channel 1 is disabled but the channel data passes through a dummy delay so that the overall latency of channel 1 is 20 clock cycles. With the USE FILTER1 bit set to '1', the characteristics of the filter can be set by using the other sets of bits.

The ADS5292 has 6 sets of filter coefficients stored in memory. Each of these sets define a unique pass band in the frequency domain and contain 12 coefficients (each coefficient is 12-bit long). These 12 coefficients are used to implement either a symmetric 24-tap (even-tap) filter, or a symmetric 23-tap (odd-tap) filter. Setting the register bit ODD TAP1 to '1' enables the odd-tap configuration (the default is even tap with this bit set to '0') for Channel 1. The bits FILTER1_COEFF_SET<2:0> can be used to choose the required set of coefficients for Channel 1.

The passbands corresponding to of each of these filter coefficient sets is shown in [Figure](#page-41-1) 50

Coefficient Sets 1 and 2 are the most appropriate when Decimation by a factor of 2 is required, whereas Coefficient Sets 3,4,5,6 are appropriate when Decimation by a factor of 4 is desired. The computation rate of the filter output can be independently set using the bits FILTERn, RATE<2:0>. The settings are shown in [Table](#page-42-0) 5.

Table 5. Digital Filters

The choice of the odd/even tap setting, filter coefficient set and the filter rate uniquely determines the filter to be used. In addition to the preset filter coefficients, the coefficients for each of the eight filter channels can be programmed by the user. Each of the eight channels has 12 programmable coefficients, each 12-bit long. The 96 registers with addresses from 5A (Hex) to B9 (Hex) are used to program these 8 sets of 12 programmable coefficients. Registers 5A to 65 are used to program the 1st filter, with the 1st coefficient occupying the bits D11. D0 of register 5A, the 2nd coefficient occupying the bits D11. D0 of register 5B, and so on. Similarly registers 66(Hex) to 71(Hex) are used to program the 2^{nd} filter, and so on.

When programming the filter coefficients, the D15 bit of each of the 12 registers corresponding to that filter should be set to '1'. If the D15 bit of these 12 registers is set to '0', then the preset coefficient (as programmed by FILTERn COEFF SET<2:0>) is used even if the bits D11..D0 get programmed. By setting or not setting the D15 bits of individual filter channels to '1', some filters can be made to operate with preset coefficient sets, and some others can be made to simultaneously operate with programmed coefficient sets.

HIGH PASS FILTER

This group of registers controls the characteristics of a digital high pass transfer function applied to the output data, useing [Equation](#page-42-1) 3:

$$
y(n) = \frac{2^{k}}{2^{k}+1}[x(n)-x(n-1)+y(n-1)]
$$

(3)

EXAS NSTRUMENTS

Where k is set as described by the HPF_corner registers (one for each channel). Also the HPF_EN bit in each register needs to be set to enable the HPF feature for each channel.

BIT CLOCK PROGRAMMABILITY

The output interface of the ADS5292 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. This default phase is shown in [Figure](#page-43-0) 51.

Figure 51. Default Phase of LCLK

The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. The LCLK phase modes are shown in [Figure](#page-43-1) 52.

In addition to programming the phase of the LCLK in the DDR mode, the device can also be made to operate in SDR mode by setting bit EN_SDR to 1. In the mode, the bit clock (LCLK) is output at 14X times the input clock, or twice the rate as in DDR mode. Depending on the state of FALL_SDR, the LCLK may be output in either of the two manners shown in [Figure](#page-44-0) 53. As can be seen in [Figure](#page-44-0) 53, only the LCLK rising (or falling edge) is used to capture the output data in SDR mode. The SDR mode does not work well beyond 40 MSPS because the LCLK frequency will become very high.

Figure 53. SDR Interface Modes

OUTPUT DATA RATE CONTROL

In the default mode of operation, the data rate at the output of the ADS5292 is at the sampling rate of the ADC. This is true even when the custom pattern generator is enabled. In addition, both output data rate and sampling rate can also be configured to a sub-multiple of the input clock rate.

With the DATA RATE<1:0> control, the output data rate can be programmed to be a sub-multiple of the ADC sampling rate. This feature can be used to lower the output data rate, for example when the decimation filter is used. Without enabling the decimation filter, the sub-multiple ADC sampling rate feature still can be used.

The different settings are listed below:

DATA RATE<1>	DATA RATE<0>	Output data rate
		Same as ADC sampling rate
		1/2 of ADC sampling rate
		1/4 of ADC sampling rate
		1/8 of ADC sampling rate

Copyright © 2011–2012, Texas Instruments Incorporated and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS788B&partnum=ADS5292) Feedback 45

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

SYNCHRONIZATION PULSE

The SYNC pin can be used to synchronize the data output from channels within the same chip or from channels across chips when decimation filters are used with reduced output data rate.

When the decimation filters are used (for example, the decimate by two filter is enabled), then, effectively, the device outputs one digital code for every two analog input samples. If the SYNC function is not enabled, then the filters are not synchronized (even within a chip) – this means that one channel may be sending out codes corresponding to input samples N, N+1 and so on, while another may be sending out code corresponding to N+1, N+2 and so on.

To achieve synchronization, the SYNC pulse must arrive at all the ADS529x chips at the same time instant (as shown in the timing diagram of [Figure](#page-45-0) 54

The ADS5292 generates an internal synchronization signal which is used to reset the internal clock dividers used by the decimation filter.

Using the SYNC signal in this way ensures that all channels will output digital codes corresponding to the same set of input samples.

SYNC Timings:

Synchronizing the filters using the SYNC pin is enabled by default. No register bits are required to be **written. Even EN_SYNC bit is not required.It is important for register bit TP_HARD_SYNC to be0 for this mode to work.** As shown by [Figure](#page-45-0) 54, the SYNC rising edge can be positioned anywhere within the window. The width of the SYNC must be at least one clock cycle.

Figure 54. Synchronization Pulse Timing

Note that the SYNC DOES NOT synchronize the sampling instants of the ADC across chips. All channels within a single chip sample their analog inputs simultaneously. To ensure that channels across two chips will sample their analog inputs simultaneously, the input clock needs to be routed to both chips with identical length. This ensuring that the input clocks arrive at both the chips at the same time. This needs to be taken care of in the board design and routing. The SYNC pin cannot be used to synchronize the sampling instants.

In addition to the above, the SYNC can also be used to synchronize the RAMP test patterns across channels. In order to synchronize the test patterns, TP_HARD_SYNC must be set as 1. Setting TP_HARD_SYNC =1 actually disables the sync of the filters.

External Reference Mode of Operation

The ADS5292 supports an external reference mode of operation in one of two ways:

a. By forcing the reference voltages on the REFT and REFB pins.

b. By applying the reference voltage on VCM pin.

This mode can be used to operate multiple ADS5292 chips with the same (externally applied) reference voltage.

Using the REF pins:

For normal operation, the device requires two reference voltages, REFT and REFB. By default, the device generates these two voltages internally. To enable the external reference mode, set the register bits as shown in [Table](#page-46-0) 6 . This powers down the internal reference amplifier and the two reference voltages can be forced directly on the REFT and REFB pins as VREFT = $1.45 \text{ V} \pm 50 \text{ mV}$ and VREFB = $0.45 \text{ V} \pm 50 \text{ mV}$.

Note that the relation between the ADC full-scale input voltage and the applied reference voltages is

Full-scale input voltage = 2 x (VREFT – VREFB) (4)

Using the VCM pin:

In this mode, an external reference voltage VREFIN can be applied to the VCM pin such that

Full-scale input voltage = 2 x VREFIN (5)

To enable this mode, set the register bits as shown in [Table](#page-46-0) 6. This changes the function of the VCM pin to an external reference input pin. The voltage applied on VCM must be 1.5V ±50mV.

Table 6. External reference function

DATA OUTPUT FORMAT MODES

The ADC output, by default, is in Straight offset binary mode. Programming the BTC_MODE bit to '1' inverts the MSB, and the output becomes Binary 2's complement mode. Also, by default, the first bit of the frame (following the rising edge of CLKP) is the LSB of the ADC output. Programming the MSB_FIRST mode inverts the bit order in the word, and the MSB is output as the first bit following CLKP rising edge.

NSTRUMENTS

Texas

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

PROGRAMMABLE MAPPING BETWEEN INPUT CHANNELS AND OUTPUT PINS

The ADS5292 has 16 pairs of LVDS channel outputs. The mapping of ADC channels to LVDS output channels is programmable to allow for flexibility in board layout. The 16 LVDS channel outputs are split in to 2 groups of 8 LVDS pairs. Within each group 4 ADC input channels can be multiplexed in to the 8 LVDS pairs depending on the modes of operation whether it is 1 wire mode or 2 wire mode.

Input channels 1 to 4 can be mapped to any of the LVDS outputs OUT1A/B to OUT4A/B (using the MAP_CH1234_TO_OUTnA/B). Similarly, input channels 5 to 8 can be mapped to any of the LVDS outputs OUT5A/B to OUT8A/B (using the MAP_CH5678_TO_OUTnA/B). The block diagram of the mapping is listed in [Figure](#page-48-0) 55.

(b) 2-wire mode

Figure 55. Input and Output Channel Mapping

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

The default mapping for 1-wire and 2-wire modes is:

Table 8. Mapping for 2-wire Mode

APPLICATION INFORMATION

THEORY OF OPERATION

The ADS5292 is an octal channel, 12-bit high-speed ADC with sample rate up to 80 MSPS that runs off a single 1.8 V supply. All eight channels of the ADS5292 simultaneously sample their analog inputs at the rising edge of the input clock. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock, edge the sample propagates through the pipeline resulting in a data latency of 11 clock cycles.

The 14 data bits of each channel are serialized and sent out in either 1-wire (one pair of LVDS pins are used) or 2-wire (two pairs of LVDS pins are used) mode, depending on the LVDS output rate. When the data is output in the 2-wire mode, it can reduce the serial data rate of the outputs, especially at higher sampling rates. Hence, low cost FPGAs can be used to capture 80 MSPS/12bit data. Alternately, at lower sample rates, the 12-bit data can be output as a single data stream over one pair of LVDS pins (1-wire mode). The device outputs a bit clock at 7x and frame clock at 1x times the sample frequency in the 12-bit mode.

This 12-bit ADC achieves 70 dBFS SNR at 80MSPS. Its output resolution can be configured as 14-bit and 10-bit if necessary. 72 dBFS and 61 dBFS SNRs are achieved when the ADS5292's output resolution is 12-bit and 10 bit respectively.

ANALOG INPUT

The analog inputs consist of a switched-capacitor based, differential sample and hold architecture. This differential topology results in very good AC performance even for high input frequencies at high sampling rates. The INP and INM pins are internally biased around a common-mode voltage of Vcm (0.95 V). For a full-scale differential input, each input pin (INP and INM) must swing symmetrically between Vcm + 0.5V and Vcm - 0.5V, resulting in a 2 V_{PP} differential input swing. [Figure](#page-51-0) 56 illustrates the equivalent circuit of the input sampling circuit.

Figure 56. Analog Input Circuit Model

DRIVE CIRCUIT

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. A 5 Ω to 15 Ω resistor in series with each input pin is recommended to damp out ringing caused by package parasitic.

The drive circuit shows an R-C filter across the analog input pins. The purpose of the filter is to absorb the glitches caused by the opening and closing of the sampling capacitors.

Figure 57. Drive Circuit

Large and Small Signal Input Bandwidth

The small signal bandwidth of the analog input circuit is high, around 550 MHz. When using an amplifier to drive the ADS5292, the total noise of the amplifier up to the small signal bandwidth must be considered. The large signal bandwidth of the device depends on the amplitude of the input signal. The ADS5292 supports 2 VPP amplitude for input signal frequency up to 80 MHz. For higher frequencies (80 MHz), the amplitude of the input signal must be decreased proportionally. For example, at 160 MHz, the device supports a maximum of 1 VPP signal.

INPUT CLOCK

The ADS5292 is configured by default to operate with a single-ended input clock – CLKP is driven by a CMOS clock and CLKM is tied to GND. The device can automatically detect a single-ended or differential clock. If CLKM is grounded, the device treats clock as a single-ended clock. Operating with a low-jitter differential clock usually gives better SNR performance, especially at input frequencies greater than 30 MHz. Typical clock termination structures are listed in [Figure](#page-52-1) 58 and [Figure](#page-53-0) 59.

Ceq is approximately 1 to 3 pF, equivalent input capacitance of clock buffer.

Figure 58. Equivalent Circut of the Input Clock Circuit

EXAS ISTRUMENTS

DIFFERENTIAL CLOCK CONNECTIONS

CLKM

 $0.1 \mu F$

1

ADS529x

(6)

DIGITAL HIGH PASS IIR FILTER

DC offset is often observed at ADC input signals. For example, in ultrasound applications, the DC offset from VGA (variable Gain amplifier) varies at different gains. Such a variable offset can introduce artifacts in ultrasound images especially in Doppler modes. Analog filter between ADC and VGA can be used with added noise and power. Digital filter achieves the same performance as analog filters and has more flexibility in fine tuning multiple characteristics.

ADS5292 includes optional 1st order digital high-pass IIR filter. Its block diagram is shown in [Figure](#page-54-0) 60 as well as its transfer function

$$
y(n) = \frac{2^{k}}{2^{k}+1} [x(n) - x(n-1) + y(n-1)]
$$
\n
$$
x
$$
\n
$$
x
$$
\n
$$
Z^{-1}
$$
\n
$$
m = 2^{k} / (2^{k} + 1)
$$

Figure 60. HP Filter Block Diagram

[Figure](#page-54-1) 61 shows its characteristics at $K = 2$ to 10.

Figure 61. HP Filter Amplitude Response at K = 2 to 10

SLAS788B –NOVEMBER 2011–REVISED JULY 2012 **www.ti.com**

DECIMATION FILTER

[ADS5292](http://www.ti.com/product/ads5292?qgpn=ads5292)

ADS5292 includes an option to decimate the ADC output data using filters. Once the decimation is enabled, the decimation rate, frequency band of the filter can be programmed. In addition, the user can select either the predefined or custom coefficients.

DECIMATION FILTER EQUATION

In the default setting, the decimation filter is implemented as a 24-tap FIR filter with symmetrical coefficients (each coefficient is 12-bit signed). By setting the register bit **<ODD TAPn>** = 1, a 23-tap FIR is implemented

Predefined Coefficients

The built-in filters (low-pass, high-pass and band-pass) use predefined coefficients. The frequency responses of the built-in decimation filters with different decimation factors are shown in [Figure](#page-55-0) 62 and [Figure](#page-55-0) 63.

Figure 62. Filter Response, Decimate by 2 Figure 63. Filter Response, Decimate by 4

Custom Filter Coefficients

The filter coefficients can also be programmed by the user (customized). For custom coefficients, set the register bit **<FILTER COEFF SELECT>** and load the coefficients (h₀ to h₁₁) in registers 0x5A to 0xB9, using the serial interface as:

Register content = real coefficient value x 211, i.e., 12 bit signed representation of real coefficient.

Board Design Considerations

Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See ADS5292EVM Evaluation Module ([SLAU355\)](http://www.ti.com/lit/pdf/SLAU355) for placement of components, routing and grounding.

Supply Decoupling

Because the ADS5292 already includes internal decoupling, minimal external decoupling can be used without loss in performance. For example, the ADS5292EVM uses a single 0.1 µF decoupling capacitor for each supply, placed close to the device supply pins.

Packaging

Exposed Pad

The exposed pad at the bottom of the package is the main path for heat dissipation. Therefore, the pad must be soldered to a ground plane on the PCB for best thermal performance. The pad must be connected to the ground plane through the optimum number of vias.

Also, visit TI's thermal website at www.ti.com/thermal.

DEFINITION OF SPECIFICATIONS

Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.

Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).

Aperture Uncertainty (Jitter) – The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate – The maximum sampling rate at which specified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate – The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL) – The INL is the deviation of the ADC transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Gain Error – Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as E_{GREF} and E_{GCHAN} .

To a first-order approximation, the total gain error is $E_{\text{TOTAL}} \sim E_{\text{GREF}} + E_{\text{GCHAN}}$.

For example, if $E_{\text{TOTA}} = \pm 0.5\%$, the full-scale input varies from $(1 - 0.5/100)$ x FS_{ideal} to $(1 + 0.5/100)$ x FS_{ideal} .

Offset Error – The offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.

Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . It is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference $T_{MAX} - T_{MIN}$.

Signal-to-Noise Ratio – SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N) , excluding the power at dc and the first nine harmonics.

$$
SNR = 10 \text{Log}^{10} \frac{\text{P}_\text{S}}{\text{P}_\text{N}}
$$

(7)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter fullscale range.

Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (P_S) **to the power** of all the other spectral components including noise (P_N) and distortion (P_D) , but excluding dc.

$$
SINAD = 10Log10 \frac{P_S}{P_N + P_D}
$$
 (8)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter fullscale range.

(9)

(11)

www.ti.com SLAS788B –NOVEMBER 2011–REVISED JULY 2012

Effective Number of Bits (ENOB) – ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

$$
ENOB = \frac{SINAD - 1.76}{6.02}
$$

Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (P_s) to the power of the first nine harmonics (P_D) .

$$
\text{THD} = 10 \text{Log}^{10} \frac{\text{P}_\text{S}}{\text{P}_\text{N}} \tag{10}
$$

THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f_1 and f₂) to the power of the worst spectral component at either frequency 2f₁ – f₂ or 2f₂ – f₁. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

DC Power-Supply Rejection Ratio (DC PSRR) – DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The dc PSRR is typically given in units of mV/V.

AC Power-Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If ΔV_{SUP} is the change in supply voltage and ΔV_{OUT} is the resultant change of the ADC output code (referred to the input), then:

PSRR = 20Log¹⁰
$$
\frac{\Delta V_{OUT}}{\Delta V_{SUP}}
$$
 (Expressed in dBc)

Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.

PSRR = 20Log¹⁰ $\frac{100}{\Delta V_{\text{SUP}}}$ (Expressed in dBc)
 ge Overload Recovery – The number of clo

bad on the analog inputs. This is tested by se

ive overload. The deviation of the first few sam
 non-Mode Rejection Rat Common-Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If $\Delta V_{CM~IN}$ is the change in the common-mode voltage of the input pins and ΔV_{OUT} is the resulting change of the ADC output code (referred to the input), then:

$$
CMRR = 20Log10 \frac{\Delta V_{OUT}}{\Delta V_{CM}}
$$
 (Expressed in dBc) \t\t(12)

Crosstalk (only for multi-channel ADCs) – This is a measure of the internal coupling of a signal from an adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.

REVISION HISTORY

Changes from Original (November 2011) to Revision B Page

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Feb-2019

*All dimensions are nominal

PFP (S-PQFP-G80)

PowerPAD[™] PLASTIC QUAD FLATPACK

NOTES: А. All linear dimensions are in millimeters.

This drawing is subject to change without notice. Β.

Body dimensions do not include mold flash or protrusion C .

- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

PFP (S-PQFP-G80)

PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

NOTES:

А.

PowerPAD is a trademark of Texas Instruments.

Β. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at
www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
-

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated