











**SN74LV541A** 

SCLS410J-APRIL 1998-REVISED DECEMBER 2014

# SN74LV541A Octal Buffers/Drivers With 3-State Outputs

#### **Features**

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 3000-V Human-Body Model
  - 200-V Machine Model
  - 2000-V Charged-Device Model

# 2 Applications

- **Smart Grids**
- TVs
- Set-Top-Boxes
- Audio
- Servers
- Surveillance Cameras
- **Network Switches**
- Infotainment

#### 3 Description


The SN74LV541A device is an octal buffer/driver designed for 2-V to 5.5-V  $V_{CC}$  operation.

Table 1. Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	VQFN (20)	4.50 x 3.50 mm			
	SSOP (20)	7.50 x 5.30 mm			
SN74LV541A	TSSOP (20)	6.50 x 4.40 mm			
	TVSOP (20)	5.00 x 4.40 mm			
	SOIC (20)	12.80 x 7.50 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic





# **Table of Contents**

1	Features 1	9	Detailed Description	9
2	Applications 1		9.1 Overview	
3	Description 1		9.2 Functional Block Diagram	9
4	Simplified Schematic 1		9.3 Feature Description	9
5	Revision History2		9.4 Device Functional Modes	9
6	Pin Configuration and Functions	10	Application and Implementation	10
7	Specifications4		10.1 Application Information	
•	7.1 Absolute Maximum Ratings 4		10.2 Typical Application	10
	7.2 ESD Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	12
	7.4 Thermal Information		12.1 Layout Guidelines	12
	7.5 Electrical Characteristics 6		12.2 Layout Example	
	7.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V 6	13	Device and Documentation Support	12
	7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		13.1 Related Links	12
	7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 7$		13.2 Trademarks	12
	7.9 Noise Characteristics		13.3 Electrostatic Discharge Caution	12
	7.10 Operating Characteristics		13.4 Glossary	12
	7.11 Typical Characteristics 7	14	Mechanical, Packaging, and Orderable Information	12
8	Parameter Measurement Information 8		IIIOI IIIauoii	12

# 5 Revision History

# Changes from Revision I (April 2005) to Revision J


Page


•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Deleted Ordering Information table.	. 1
•	Changed MAX operating temperature tp 125°C in Recommended Operating Conditions table.	. 5

Submit Documentation Feedback




# 6 Pin Configuration and Functions





# SN74LV541A . . . RGY PACKAGE (TOP VIEW)



## **Pin Functions**

	PIN	TVDE	DESCRIPTION
NO.	NAME	TYPE	DESCRIPTION
1	OE1	1	Output Enable 1
2	A1	1	A1 Input
3	A2	1	A2 Input
4	A3	1	A3 Input
5	4A	1	A4 Input
6	A5	1	A5 Input
7	A6	1	A6 Input
8	A7	1	A7 Input
9	A8	1	A8 Input
10	GND	_	Ground Pin
11	Y8	0	Y8 Output
12	Y7	0	Y7 Output
13	Y6	0	Y6 Output
14	Y5	0	Y5 Output
15	Y4	0	Y4 Output
16	Y3	0	Y3 Output
17	Y2	0	Y2 Output
18	Y1	0	Y1 Output
19	OE2	1	Output Enable 2
20	V <sub>CC</sub>	_	Power Pin

Copyright © 1998–2014, Texas Instruments Incorporated



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
$V_{I}$	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance	ce or power-off state (2)	-0.5	7	V
Vo	Output voltage range applied in the high or low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub> or GND		±70	mA	
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	2000	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN74LV54	IA				
			MIN	MAX	UNIT			
V <sub>CC</sub>	Supply voltage		2	5.5	V			
		V <sub>CC</sub> = 2 V	1.5					
.,	LPak Java Canada adkana	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		.,			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V			
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7					
		V <sub>CC</sub> = 2 V		0.5				
.,	Law law line is a set walke as	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3				
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V			
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3				
$V_{I}$	Input voltage	•	0	5.5	V			
\	Output voltage	High or low state	0	V <sub>CC</sub>	V			
Vo	Output voltage	3-state	0	5.5	V			
		V <sub>CC</sub> = 2 V		-50	μA			
	High level output ourrent	$V_{CC}$ = 2.3 V to 2.7 V		-2				
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-8	mA			
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16				
		V <sub>CC</sub> = 2 V		50	μA			
	Low lovel output ourrent	$V_{CC}$ = 2.3 V to 2.7 V		2				
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8	mA			
		V <sub>CC</sub> = 4.5 V to 5.5 V		16				
-		V <sub>CC</sub> = 2.3 V to 2.7 V		200				
∆t/∆v	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100				
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20				
T <sub>A</sub>	Operating free-air temperature	·	-40	125	°C			

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

## 7.4 Thermal Information

/ . <del></del> -   111								
				SN74L	-V541A			
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	NS	PW	RGY	UNIT
		20 PINS						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	96.0	116.1	79.8	77.1	102.8	35.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.7	31.3	45.8	43.6	36.8	43.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	51.2	57.6	47.4	44.6	53.8	12.9	
Ψлт	Junction-to-top characterization parameter	19.4	1.0	18.5	17.2	2.5	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.8	56.9	47.0	44.2	53.3	12.9	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	7.9	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74LV541A



## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T,	λ = 25°C		-40°C to	85°C	-40°C to 1	25°C	LINUT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1		V <sub>CC</sub> - 0.1		
$V_{OH}$	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2		2		V
	$I_{OH}$ = -8 mA	3 V	2.48			2.48		2.48		
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			3.8		3.8		
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1		0.1		0.1	
$V_{OL}$	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4		0.4		0.4	V
	$I_{OL} = 8 \text{ mA}$	3 V			0.44		0.44		0.44	
	I <sub>OL</sub> = 16 mA	4.5 V			0.55		0.55		0.55	
l <sub>l</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1		±1		±1	μA
$I_{OZ}$	$V_O = V_{CC}$ or GND	5.5 V			±5		±5		±5	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	·		20		20		20	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5		5		5	μΑ
$C_{i}$	$V_I = V_{CC}$ or GND	3.3 V		2						pF

# 7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	FROM TO		LOAD	Т	T <sub>A</sub> = 25°C			85°C	−40°C to	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>pd</sub>	Α	Υ			6.7 <sup>(1)</sup>	11.3 <sup>(1)</sup>	1	13.5	1	13.5	
t <sub>en</sub>	ŌĒ	Υ	$C_L = 15 pF$		8.5 <sup>(1)</sup>	16.6 <sup>(1)</sup>	1	19.5	1	19.5	ns
t <sub>dis</sub>	ŌĒ	Υ			8.4 <sup>(1)</sup>	13.1 <sup>(1)</sup>	1	15	1	15	
t <sub>pd</sub>	Α	Υ			8.7	15.9	1	18.5	1	18.5	
t <sub>en</sub>	ŌĒ	Υ	C		10.5	20.7	1	24	1	24	
t <sub>dis</sub>	ŌĒ	Υ	$C_L = 50 \text{ pF}$		12.3	17.9	1	20	1	20	ns
t <sub>sk(o)</sub>						2		2		2	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 7.7 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD CAPACITANCE	T <sub>A</sub> = 25°C	–40°C to 85°C		-40°C to 125°C		UNIT	
PARAMETER	(INPUT)	(OUTPUT)		MIN TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>pd</sub>	Α	Υ		4.8 <sup>(1)</sup>	7 <sup>(1)</sup>	1	8.5	1	8.5	
t <sub>en</sub>	ŌĒ	Υ	$C_{L} = 15 \text{ pF}$	6.1 <sup>(1)</sup>	10.5 <sup>(1)</sup>	1	12.5	1	12.5	ns
t <sub>dis</sub>	ŌĒ	Υ		5.8 <sup>(1)</sup>	11 <sup>(1)</sup>	1	12	1	12	
t <sub>pd</sub>	Α	Υ		6.1	10.5	1	12	1	12	
t <sub>en</sub>	ŌĒ	Υ	C - 50 pF	7.4	14	1	16	1	16	20
t <sub>dis</sub>	ŌĒ	Υ	$C_L = 50 \text{ pF}$	8.8	15.4	1	17.5	1	17.5	ns
t <sub>sk(o)</sub>					1.5		1.5		1.5	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Product Folder Links: SN74LV541A



# 7.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	FROM	то	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			–40°C to 85°C		-40°C to 125°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>pd</sub>	Α	Υ			3.5 <sup>(1)</sup>	5 <sup>(1)</sup>	1	6	1	6	
t <sub>en</sub>	ŌE	Υ	$C_{L} = 15 \text{ pF}$		4.3 <sup>(1)</sup>	7.2 <sup>(1)</sup>	1	8.5	1	8.5	ns
t <sub>dis</sub>	ŌE	Υ			3.9 <sup>(1)</sup>	7.5 <sup>(1)</sup>	1	8	1	8	
t <sub>pd</sub>	Α	Υ			4.3	7	1	8	1	8	
t <sub>en</sub>	ŌE	Υ	C 50 pF		5.3	9.2	1	10.5	1	10.5	
t <sub>dis</sub>	ŌE	Υ	$C_L = 50 \text{ pF}$		5.6	8.8	1	10	1	10	ns
t <sub>sk(o)</sub>						1		1		1	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 7.9 Noise Characteristics<sup>(1)</sup>

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	SN	UNIT		
	PARAMETER	MIN	TYP	MAX	UNII
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

<sup>(1)</sup> Characteristics are for surface-mount packages only.


# 7.10 Operating Characteristics


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub>	TYP	UNIT	
_	Dawar dissination conscitones	Outpute enabled	C	f 40 MHz	3.3 V	16.3	~F
$C_{pd}$	C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	17.8	pF

Product Folder Links: SN74LV541A

# 7.11 Typical Characteristics






Submit Documentation Feedback



#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



## 9 Detailed Description

#### 9.1 Overview

The SN74LV541A device is an octal buffers/driver designed for 2-V to 5.5-V  $V_{CC}$  operation.


The SN74LV541A device is ideal for driving bus lines or buffer memory address registers. It features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state. The outputs provide non-inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, both  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LV541A device are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 9.2 Functional Block Diagram



To Seven Other Channels

Figure 4. Logic Diagram (Positive Logic)

#### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

Table 2. Function Table (Each Buffer or Driver)

	INPUT	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Χ	Н	Χ	Z

Product Folder Links: SN74LV541A



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

SN74LV541A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 16 mA of drive current at 5 V, making it Ideal for driving multiple outputs and good for low noise applications. The inputs are 5.5-V tolerant allowing it to translate down to  $V_{CC}$ .

## 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Recommended Operating Conditions table.
  - For specified High and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 35 mA per output and 70 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

Product Folder Links: SN74LV541A



# **Typical Application (continued)**

#### 10.2.3 Application Curves



# 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Copyright © 1998–2014, Texas Instruments Incorporated

Submit Documentation Feedback



## 12 Layout

## 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 12.2 Layout Example




Figure 7. Layout Diagram

# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	RODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV541A	Click here	Click here	Click here	Click here	Click here	

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV541A





6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV541ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV541A	Samples
SN74LV541APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541A	Samples
SN74LV541ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV541A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



# PACKAGE OPTION ADDENDUM

6-Feb-2020

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 21-May-2020

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV541ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV541ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV541ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV541APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV541APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV541APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV541APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV541ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 21-May-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV541ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV541ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV541ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV541APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV541APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LV541APWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LV541APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LV541ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0



SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated