

3.3-V/5-V Input, 6-A, D-CAP+™ Mode Synchronous Step-Down Integrated FETs Converter

Check for Samples: TPS51317

FEATURES


- Integrated FETs Converter w/TI Proprietary **D-CAP+™ Mode Architecture**
- **Minimum External Components Count**
- **Support all MLCC Output Capacitor and** SP/POSCAP
- **Auto-Skip Mode and Ripple Reduction Mode**
- Optimized Efficiency at Light and Heavy Loads
- Selectable 800-kHz, 1-MHz, 1.2-MHz and 1.5-MHz Frequency
- Up to 6.0-V Conversion Voltage Range
- Adjustable Output Voltage Range From 0.6 V to 2 V
- Small 3.5 mm × 4 mm, 20-Pin QFN Package

APPLICATIONS

Low-Voltage Applications Stepping Down from 5-V or 3.3-V Rail

DESCRIPTION

The TPS51317 is a fully integrated synchronous buck regulator employing D-CAP+™ mode architechture. It is used for 3.3-V and 5-V step-down systems where space is a consideration, high-performance and optimized component count are required. TPS51317 features four switching frequency settings (up to 1.5 MHz), synchronous operation in SKIP, droop support, external tracking support, pre-bias startup, output soft discharge, integrated bootstrap switch, power good function, enable function and complete protection functions, and both output ceramic and SP/POS capacitor support. It supports supply and conversion voltages up to 6.0 V, and output voltages adjustable from 0.6 V to 2.0V. The TPS51317 is available in the 3.5 mm × 4 mm 20-pin QFN package (Green RoHs compliant and Pb free) and is specified from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP+ is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. ORDERING INFORMATION(1)

T _A	T _A PACKAGE ⁽²⁾ ORDERING NUMBER		PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ECO PLAN
-40°C to 85°C	Plastic QFN	TPS51317RGBR	20	Tape and reel	3000	Green (RoHS and
-40 C to 65 C	(RGB)	TPS51317RGBT	20	Mini reel	250	no Pb/Br)

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

THERMAL INFORMATION

		TPS51317	
	THERMAL METRIC ⁽¹⁾	RGB	UNITS
		20 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	35.5	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	39.6	
θ_{JB}	Junction-to-board thermal resistance (4)	12.4	°C/W
ΨЈТ	Junction-to-top characterization parameter (5)	0.5	C/VV
ΨЈВ	Junction-to-board characterization parameter (6)	12.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	3.7	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated

www.ti.com SLUSAH9 – MARCH 2011

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VAI	_UE	UNIT
		MIN	MAX	
	VIN, V5IN, BST (with respect to SW)	-0.3	7.0	
	BST	-0.3	14.0	
la serie de la ser	SW	-2	7	
Input voltage range	EN	-0.3	7	V
	MODE, REFIN	-0.3	3.6	
	VOUT	-1	3.6	
	COMP, VREF	-0.3	3.6	
Output voltage range	PGOOD	-0.3	7.0	V
	PGND	-0.3	0.3	
Junction temperature	T _J	-40	150	
Storage temperature	T _{stg}	-55	150	°C
Lead temperature 1,6 n	nm (1/16 inch) from case for 10 seconds		300	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		v	ALUE	LINUT	
		MIN	TYP MAX	UNIT	
	VIN	-0.1	6.5		
	V5IN	4.5	6.5		
	BST	-0.1	13.5	M	
Input voltage range	SW	-1.0	6.5	V	
	EN	-0.7	6.5		
	VOUT, MODE, REFIN	-0.1	3.5		
	COMP, VREF	-0.1	3.5		
Output voltage range	PGOOD	-0.1	5.5	V	
	PGND	-0.1	0.1		
Operating temperature range	, T _A	-40	85	°C	

Product Folder Link(s): TPS51317

ELECTRICAL CHARACTERISTICS

over recommended free-air temperature range, V_{V5IN} = 5.0 V, PGND = GND (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY: VO	LTAGE, CURRENTS AND 5 V UVLO					
I _{VINSD}	VIN shutdown current	EN = 'LO'		0.02	5	μA
V _{5VIN}	5VIN supply voltage	V5IN voltage range	4.5	5.0	6.5	V
I _{5VIN}	5VIN supply current	EN ='HI', V5IN supply current		1.1	2	mA
I _{5VINSD}	5VIN shutdown current	EN = 'LO', V5IN shutdown current		0.2	7.0	μA
V_{V5UVLO}	V5IN UVLO	Ramp up; EN = 'HI'	4.20	4.37	4.50	V
V _{V5UVHYS}	V5IN UVLO hysteresis	Falling hysteresis		440		mV
V _{VREFUVLO}	REF UVLO ⁽¹⁾	Rising edge of VREF, EN = 'HI'		1.8		V
V _{VREFUVHYS}	REF UVLO hysteresis ⁽¹⁾			100		mV
V _{POR5VFILT}	Reset	OVP latch is reset by V5IN falling below the reset threshold	1.5	2.3	3.1	V
	EDBACK LOOP: VREF, VOUT, AND VO	OLTAGE GM AMPLIFIER				
V _{OUTTOL}	VOUT accuracy	V _{REFIN} = 1 V, No droop	-1%	0%	1%	
	-	I _{VREF} = 0 μA	1.98	2.00	2.02	
V_{VREF}	VREF	I _{VREF} = 50 μA	1.975	2.000	2.025	V
I _{REFSNK}	VREF sink current	V _{VREF} = 2.05 V		2.5		mA
G _M	Transconductance			1.00		mS
V _{CM}	Common mode input voltage range ⁽¹⁾		0		2	V
V _{DM}	Differential mode input voltage		0		80	mV
I _{COMPSNK}	COMP pin maximum sinking current	V _{COMP} = 2 V, (V _{REFIN} - V _{OUT}) = 80 mV		80		μA
I _{COMPSRC}	COMP pin maximum sourcing current	V _{COMP} = 2 V		-80		μA
V _{OFFSET}	Input offset voltage	T _A = 25°C		0		mV
R _{DSCH}	Output voltage discharge resistance			42		Ω
f_3dbVL	-3dB Frequency ⁽¹⁾		4.5	6.0	7.5	MHz
	NSE: CURRENT SENSE AMPLIFIER, (OVERCURRENT AND ZERO CROSSING				
A _{CSINT}	Internal current sense gain	Gain from the current of the low-side FET to PWM comparator when PWM = "OFF"	43	53	57	mV/A
I _{OCL}	Positive overcurrent limit (valley)			7.6		Α
I _{OCL(neg)}	Negative overcurrent limit (valley)			-9.3		Α
V _{ZXOFF}	Zero crossing comp internal offset			0		mV
	OOT STRAP SWITCH					
R _{DSONBST}	Internal BST switch on-resistance	I _{BST} = 10 mA, T _A = 25°C			10	Ω
I _{BSTLK}	Internal BST switch leakage current	V _{BST} = 14 V, V _{SW} = 7 V			1	μA
	N: OVP, UVP, PGOOD, and THERMAL S	SHUTDOWN				
V _{PGDLL}	PGOOD deassert to lower (PGOOD → Low)	Measured at the VOUT pin wrt/ V _{REFIN}		84%		
V _{PGHYSHL}	PGOOD high hysteresis			8%		
V _{PGDLH}	PGOOD de-assert to higher (PGOOD → Low)	Measured at the VOUT pin wrt/ V _{REFIN}		116%		
V _{PGHYSHH}	PGOOD high hysteresis			-8%		
V _{INMINPG}	Minimum VIN voltage for valid PGOOD	Measured at the VIN pin with a 2-mA sink current on PGOOD pin	0.9	1.3	1.5	V
V _{OVP}	OVP threshold	Measured at the VOUT pin wrt/ V _{REFIN}	117%	120%	123%	
V _{UVP}	UVP threshold	Measured at the VOUT pin wrt/ V _{REFIN} , device latches OFF, begins soft-stop	65%	68%	71%	
TH _{SD}	Thermal shutdown ⁽¹⁾	Latch off controller, attempt soft-stop.		145		°C
TH _{SD(hys)}	Thermal Shutdown hysteresis ⁽¹⁾	Controller re-starts after temperature has dropped		10		°C

⁽¹⁾ Ensured by design, not production tested.

www.ti.com SLUSAH9-MARCH 2011

ELECTRICAL CHARACTERISTICS (continued)

over recommended free-air temperature range, $V_{VSIN} = 5.0 \text{ V}$, PGND = GND (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
TIMERS: ON	I-TIME, MINIMUM OFF-TIME, SS, AND I/	O TIMINGS				
		V _{VIN} = 5 V, V _{VOUT} = 1.05 V, f _{SW} = 860 KHz		240		
t	DIAMA (2)	V _{VIN} = 5 V, V _{VOUT} = 1.05 V, f _{SW} = 1 MHz		210		1
TONESHOTC	PWM one-shot ⁽²⁾	V _{VIN} = 5 V, V _{VOUT} = 1.05 V, f _{SW} = 1.2 MHz		175		ns
		V _{VIN} = 5 V, V _{VOUT} = 1.05 V, f _{SW} = 1.5 MHz		140		
t _{MIN(off)}	Minimum OFF time	$V_{VIN} = 5$ V, $V_{VOUT} = 1.05$ V, $f_{SW} = 1$ MHz, DRVL on, SW = PGND, $V_{VOUT} < V_{REFIN}$		360		ns
t _{INT(SS)}	Soft-start time	From EN = HI to VOUT =95%, default setting		1.6		ms
t _{INT(SSDLY)}	Internal soft-start delay time	From EN = HI to VOUT ramp starts		260		μs
t _{PGDDLY}	PGOOD startup delay time	External tracking		8		ms
t _{PGDPDLYH}	PGOOD high propagation delay time	50 mV over drive, rising edge	0.8	1	1.2	ms
t _{PGDPDLYL}	PGOOD low propagation delay time	50 mV over drive, falling edge		10		μs
tovpdly	OVP delay time	Time from the VOUT pin out of +20% of REFIN to OVP fault		10		μs
	I ladamialtana fault anabla dalau	Time from EN_INT going high to undervoltage fault is ready		2		
t _{UVDLYEN}	Undervoltage fault enable delay	External tracking from VOUT ramp starts		8		ms
t _{UVPDLY}	UVP delay time	Time from the VOUT pin out of –30% of REFIN to UVP fault		256		μs
LOGIC PINS	: I/O VOLTAGE AND CURRENT					
V_{PGDPD}	PGOOD pull-down voltage	PGOOD low impedance, I _{SINK} = 4 mA, V _{V5IN} = 4.5 V			0.3	V
I _{PGDLKG}	PGOOD leakage current	PGOOD high impedance, forced to 5.5 V	-1	0	1	μΑ
V _{ENH}	EN logic high	EN, VCCP logic	2			V
V _{ENL}	EN logic low	EN, VCCP logic			0.5	V
I _{EN}	EN input current				1	μΑ
		Threshold 1	80	130	180	
V	MODE there had unknown (3)	Threshold 2 Threshold 3		250	300	mV
V_{MODETH}	MODE threshold voltage (3)			420	470	
		Threshold 4	1.77	1.80	1.85	V
I _{MODE}	MODE current			15		μΑ

Ensured by design, not production tested. See Table 4 for descriptions of MODE parameters.







Table 2. PIN FUNCTIONS

F	PIN		DECODIDETON						
NO.	NAME	1/0	DESCRIPTION						
16	BST	l.	Power supply for internal high-side gate driver. Connect a 0.1-µF bootstrap capacitor between this pin and the SW pin.						
8	COMP	0	Connect series R-C filter between this pin and VREF for loop compensation.						
17	EN	1	Enable of the SMPS (3.3-V logic compatible).						
6	GND	-	Signal ground.						
18	MODE	1	Allows selection of switching frequencies light-load modes. (See Table 4)						
1									
2	2 PGND I		Power ground. Source terminal of the rectifying low-side power FET. Positive input for current sensing.						
3									
19	PGOOD	0	Power good output. Connect pull-up resistor.						
9	REFIN		Target output voltageinput pin. Apply voltage between 0.6 V to 2.0 V.						
11									
12									
13	SW	I/O	Switching node output. Connect to the external inductor. Also serve as current-sensing negative input.						
14									
15									
20	V5IN	1	5-V power supply for analog circuits and gate drive.						
4	VIN		Power supply input pin. Drain terminal of the switching high-side power FET.						
5	VIIN	ı	Tower supply input pin. Drain terminal of the switching high-side power FET.						
10	VOUT	1	Output voltage monitor input pin.						
7	VREF	0	2.0-V reference output. Connect a 0.22-µF ceramic capacitor to GND.						

www.ti.com SLUSAH9 – MARCH 2011

BLOCK DIAGRAM



UDG-11058



APPLICATION SCHEMATIC WITH TPS51317




Figure 1. Application Using Non-Droop Configuration




Figure 2. Application Using Droop Configuration

Submit Documentation Feedback



www.ti.com SLUSAH9 – MARCH 2011

Application Circuit List of Materials

Recommended parts for key external components for the circuits in Figure 1 and Figure 2 are listed in Table 3.

Table 3. Key External Component Recommendations (Figure 1 and Figure 2)

FUNCTION	MANUFACTURER	PART NUMBER
Output Inductor	Nec-Tokin	MPCG0740LR42C
Coromic Output Conscitors	Panasonic	ECJ2FB0J226M
Ceramic Output Capacitors	Murata	GRM21BR60J226ME39L



APPLICATION INFORMATION

Functional Overview

The TPS51317 is a D-CAP+™ mode adaptive on-time converter. Integrated high-side and low-side FET supports output current to a maximum of 6-ADC. The converter automatically runs in discontinuous conduction mode (DCM) to optimize light-load efficiency. Multiple switching frequencies are provided to enable optimization of the power chain for the cost, size and efficiency requirements of the design (see Table 4).

In adaptive on-time converters, the controller varies the on-time as a function of input and output voltage to maintain a nearly constant frequency during steady-state conditions. In conventional constant on-time converters, each cycle begins when the output voltage crosses to a fixed reference level. However, in the TPS51317, the cycle begins when the current feedback reaches an error voltage level which is the amplified difference between the reference voltage and the feedback voltage.

PWM Operation

Referring to Figure 3, in steady state, continuous conduction mode, the converter operates in the following way.

Starting with the condition that the top FET is off and the bottom FET is on, the current feedback (V_{CS}) is higher than the error amplifier output (V_{COMP}). V_{CS} falls until it hits V_{COMP} , which contains a component of the output ripple voltage. V_{CS} is not directly accessible by measuring signals on pins of TPS51317. The PWM comparator senses where the two waveforms cross and triggers the on-time generator.




Figure 3. D-CAP+™ Mode Basic Waveforms

The current feedback is an amplified and filtered version of the voltage between PGND and SW during low-side FET on-time. The TPS51317 also provides a single-ended differential voltage (V_{OUT}) feedback to increase the system accuracy and reduce the dependence of circuit performance on layout.

10

(1)

SLUSAH9-MARCH 2011 www.ti.com

PWM Frequency and Adaptive on Time Control

In general, the on-time (at the SW node) can be estimated by Equation 1.

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}$$

where

f_{SW} is the frequency selected by the connection of the MODE pin

The on-time pulse is sent to the top FET. The inductor current and the current feedback rises to peak value. Each ON pulse is latched to prevent double pulsing. Switching frequency settings are shown in .


Non-Droop Configuration

The TPS51317 can be configured as a non-droop solution. The benefit of a non-droop approach is that load regulation is flat, therefore, in a system where tight DC tolerance is desired, the non-droop approach is recommended. For the Intel system agent application, non-droop is recommended as the standard configuration.

The non-droop approach can be implemented by connecting a resistor and a capacitor between the COMP and the VREF pins. The purpose of the type II compensation is to obtain high DC feedback gain while minimizing the phase delay at unity gain cross over frequency of the converter.

The value of the resistor (R_C) can be calculated using the desired unity gain bandwidth of the converter, and the value of the capacitor (C_C) can be calculated by knowing where the zero location is desired. An application tool that calculates these values is available from your local TI Field Application Engineer.

Figure 4 shows the basic implementation of the non-droop mode using the TPS51317.



UDG-10190

Figure 4. Non-Droop Mode Basic Implementation

Figure 5 shows shows the load regulation using non-droop configuration.


Figure 6 shows the transient response of TPS51317 using non-droop configuration, where C_{OUT} = 6 x 22 μF. The applied step load is from 0 A to 3 A.

Product Folder Link(s): TPS51317

Copyright © 2011, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SLUSAH9 – MARCH 2011 www.ti.com






Figure 5. 1.5-V Load Regulation ($V_{IN} = 5 \text{ V}$) Non-Droop Configuration

Figure 6. Non-Droop Configuration Transient Response

Droop Configuration

The terminology for droop is the same as *load line* or *voltage positioning* as defined in the Intel CPU V_{CORE} specification. Based on the actual tolerance requirement of the application, load-line set points can be defined to maximize either cost savings (by reducing output capacitors) or power reduction benefits.

Accurate droop voltage response is provided by the finite gain of the droop amplifier. The equation for droop voltage is shown in Equation 2.

$$V_{DROOP} = \frac{A_{CSINT} \times I(L)}{R_{DROOP} \times G_M}$$

where


- · low-side on-resistence is used as the current sensing element
- A_{CSINT} is a constant, which nominally is 53 mV/A.
- I(L) is the DC current of the inductor, or the load current
- R_{DROOP} is the value of resistor from the COMP pin to the VREF pin
- G_M is the transconductance of the droop amplifier with nominal value of 1 mS

Equation 3 can be used to easily derive R_{DROOP} for any load line slope/droop design target.

$$R_{LOAD_LINE} = \frac{V_{DROOP}}{I(L)} = \frac{A_{CSINT}}{R_{DROOP} \times G_M} \therefore R_{DROOP} = \frac{A_{CSINT}}{R_{LOAD_LINE} \times G_M}$$
(3)



Figure 7 shows the basic implementation of the droop mode using the TPS51317.



UDG-10188

Figure 7. DROOP Mode Basic Implementation

The droop (voltage positioning) method was originally recommended to reduce the number of external output capacitors required. The effective transient voltage range is increased because of the active voltage positioning (see Figure 8).




Figure 8. DROOP vs Non-DROOP in Transient Voltage Window

In applications where the DC and the AC tolerances are not separated, which means there is not a strict DC tolerance requirement, the droop method can be used.



Table 4. Mode Definitions

MODE	MODE RESISTANCE (kΩ)	LIGHT-LOAD POWER SAVING MODE	SWITCHING FREQUENCY (f _{SW}) (MHz)
1	0	SKIP	0.86
2	12	SKIP	1.2
3	22	SKIP	1.5
4	33	RR ⁽¹⁾	1.0
5	47	RR ⁽¹⁾	0.86
6	68	PWM	1.2
7	100	PWM	1.5
8	OPEN	SKIP	1.0

⁽¹⁾ Ripple reduction is a special light-load power saving feature. See (Light-Load Power Saving Features)

Figure 9 shows the load regulation of the 1.5-V rail using an R_{DROOP} value of 5 k Ω .

Figure 10 shows the transient response of the TPS51317 using droop configuration and C_{OUT} = 6 × 22 μ F. The applied step load is from 0 A to 3 A.






Figure 9. 1.5-V Load Regulation $(V_{IN} = 5 V)$

Figure 10. Droop Configuration Transient Response, $C_{OUT} = 6 \times 22 \mu F$ and 0 A to 3 A

Submit Documentation Feedback

Light-Load Power Saving Features

The TPS51317 has an automatic pulse-skipping mode to provide excellent efficiency over a wide load range. The converter senses inductor current and prevents negative flow by shutting off the low-side gate driver. This saves power by eliminating re-circulation of the inductor current. Further, when the bottom FET shuts off, the converter enters discontinuous mode, and the switching frequency decreases, thus reducing switching losses as well.

TPS51317 also provides a special light-load power saving feature, called ripple reduction. Essentially, it reduces the on-time in SKIP mode to effectively reduce the output voltage ripple associated with using an all MLCC capacitor output power stage design.

Power Sequences

Non-Tracking Startup

The TPS51317 can be configured for non-tracking application. When non-tracking is configured, output voltage is regulated to the REFIN voltage which taps off the voltage dividers from the 2VREF. Either the EN pin or the V5IN pin can be used to start up the device. The TPS51317 uses internal voltage servo DAC to provide a precise 1.6-ms soft-start time during soft-start initialization. (See Figure 11)

Tracking Startup

TPS51317 can also be configured for tracking application. When tracking configuration is desired, output voltage is also regulated to the REFIN voltage which comes from external power source. In order for TPS51317 to differentiate between a non-tracking configuration or a tracking configuration, there is a minimum delay time of 260 µs required between the time when the EN pin or the 5VIN pin is validated to the time when the REFIN pin voltage can be applied, in order for the TPS51317 to track properly (see Figure 12). The valid REFIN voltage range is between 0.6 V to 2 V.

Protection Features

The TPS51317 offers many features to protect the converter power chain as well as the system electronics.

5-V Undervoltage Protection (UVLO)

The TPS51317 continuously monitors the voltage on the V5IN pin to ensure that the voltage level is high enough to bias the device properly and to provide sufficient gate drive potential to maintain high efficiency. The converter starts with approximately 4.3 V and has a nominal of 440 mV of hysteresis. If the 5-V UVLO limit is reached, the converter transitions the phase node into a off function. And the converter remains in the off state until the device is reset by cycling 5 V until the 5-V POR is reached (2.3-V nominal). The power input does not have an UVLO function

Power Good Signals

The TPS51317 has one open-drain power good (PGOOD) pin. During startup, there is a 1-ms power good high propagation delay. The PGOOD pin de-asserts as soon as the EN pin is pulled low or an undervoltage condition on V5IN or any other faults that require latch off action is detected.

Output Overvoltage Protection (OVP)

In addition to the power good function described above, the TPS51317 has additional OVP and UVP thresholds and protection circuits.

An OVP condition is detected when the output voltage is approximately 120% × V_{REFIN}. In this case, the converter de-asserts the PGOOD signals and performs the overvoltage protection function. The converter remains in this state until the device is reset by cycling 5 V until the 5-V POR threshold (2.3 V nominal) is reached.

Output Undervoltage Protection (UVP)

Copyright © 2011, Texas Instruments Incorporated

Output undervoltage protection works in conjunction with the current protection described in the Overcurrent Protection and Overcurrent Limit sections. If the output voltage drops below 70% of V_{REFIN}, after an 8-µs delay, the device latches OFF. Undervoltage protection can be reset only by EN or a 5-V POR.

Product Folder Link(s): TPS51317



Overcurrent Protection

Both positive and negative overcurrent protection are provided in the TPS51317:

- Overcurrent Limit (OCL)
- Negative OCL (level same as positive OCL)

Overcurrent Limit

If the sensed current value is above the OCL setting, the converter delays the next ON pulse until the current drops below the OCL limit. Current limiting occurs on a pulse-by-pulse basis. The TPS51317 uses a valley current limiting scheme where the DC OCL trip point is the OCL limit plus half of the inductor ripple current. The minimum valley OCL is 6 A over process and temperature.

During the overcurrent protection event, the output voltage likely droops until the UVP limit is reached. Then, the converter de-asserts the PGOOD pin, and then latches OFF after an 8-µs delay. The converter remains in this state until the device is reset.

$$I_{OCL(dc)} = I_{OCL(valley)} + \frac{1}{2} \times I_{P-P}$$
(4)

Negative OCL

The negative OCL circuit acts when the converter is sinking current from the output capacitor(s). The converter continues to act in a *valley* mode, the absolute value of the negative OCL set point is typically -6.5 A.

Thermal Protection

Thermal Shutdown

The TPS51317 has an internal temperature sensor. When the temperature reaches a nominal 145°C, the device shuts down until the temperature cools by approximately 10°C. Then the converter restarts.

5 Sub



Startup Timing Diagrams




Figure 11. Non-Tracking Start-Up




Figure 12. Tracking Start-Up

UDG-11079

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS




Figure 13. Efficiency vs Output Current




Figure 14. Efficiency vs Output Current




Figure 15. Power Loss




Figure 16. Power Loss




Figure 17. Bode Plot (Non-Droop Mode) V_{IN} = 5 V, V_{OUT} = 0.8 V, I_{LOAD} = 5 A




Figure 18. Bode Plot (Droop Mode), V_{IN} = 5 V, V_{OUT} = 0.8 V, I_{LOAD} = 5 A

www.ti.com SLUSAH9 – MARCH 2011

DESIGN PROCEDURE

The simplified design procedure is done for a non-droop application using the TPS51317 converter.

Step One

Determine the specifications.

The Rail requirements provide the following key parameters:

- 1. $V_{OUT} = 1.5 \text{ V}$
- 2. $I_{CC(max)} = 6 \text{ A}$
- 3. $I_{DYN(max)} = 3 A$
- 4. $I_{CC(tdc)} = 3 A$

Step Two

Determine system parameters.

The input voltage range and operating frequency are of primary interest. For example:

- 1. $V_{IN} = 5 \text{ V}$
- 2. $f_{SW} = 1 \text{ MHz}$

Step Three

Determine inductor value and choose inductor.

Smaller values of inductor have better transient performance but higher ripple and lower efficiency. Higher values have the opposite characteristics. It is common practice to limit the ripple current to 25% to 50% of the maximum current. In this case, use 40%:

$$I_{P-P} = 6 A \times 0.4 = 2.4 A$$
 (5)

At $f_{SW} = 1$ MHz, with a 5-V input and a 1.5-V output:

$$L = \frac{V \times dT}{I_{P-P}} = \frac{\left(V_{IN} - V_{OUT}\right) \times \left(\frac{V_{OUT}}{\left(f_{SW} \times V_{IN}\right)}\right)}{I_{P-P}} = \frac{\left(5 - 1.5\right) \times \left(\frac{1.5}{\left(1 \times 5\right)}\right)}{1.5 \, A} = 0.43 \, \mu H \tag{6}$$

For this application, a 0.42- μH , 1.55- $m\Omega$ inductor from NEC-TOKIN with part number MPCG0740LR42C is chosen.

Step Four

Set the output voltage.

$$V_{OUT} = \frac{V_{VREF}}{R_{UPPER} + R_{LOWER}} \times R_{LOWER}$$
(7)

The output voltage is determined by the 2-V reference (VREF) and the resistor dividers (R_{UPPER} and R_{LOWER}). The output voltage is regulated to the REFIN pin. Because the 2-V reference current capability is limited to less than 50 μ A, care should be taken when selecting the resistor dividers. For the current reference design of 1.5 V (see application schematics shown in Figure 1 and Figure 2, R_{UPPER} = 100 k Ω , R_{LOWER} = 300 k Ω .

Step Five

Calculate OCL.

The DC OCL level of TPS51317 design is determined by Equation 8,

$$I_{OCL(dc)} = I_{OCL(valley)} + \frac{1}{2} \times I_{P-P} = 6A + \frac{1}{2} \times 1.5A = 6.75A$$
(8)

Copyright © 2011, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

The minimum valley OCL is 6 A over process and temperature, and I_{P-P} = 1.5 A, the minimum DC OCL is calculated to be 6.75A.

Step Six

Determine the output capacitance.

To determine COUT based on transient and stability requirement, first calculate the the minimum output capacitance for a given transient.

Equation 10 and Equation 9 can be used to estimate the amount of capacitance needed for a given dynamic load step/release. Please note that there are other factors that may impact the amount of output capacitance for a specific design, such as ripple and stability. Equation 10 and Equation 9 are used only to estimate the transient requirement, the result should be used in conjunction with other factors of the design to determine the necessary output capacitance for the application.

$$C_{OUT(min_under)} = \frac{L \times \Delta I_{LOAD(max)}^{2} \times \left(\frac{V_{VOUT} \times t_{SW}}{V_{IN(min)}} + t_{MIN(off)}\right)}{2 \times \Delta V_{LOAD(insert)} \times \left(\left(\frac{V_{IN(min)} - V_{VOUT}}{V_{IN(min)}}\right) \times t_{SW} - t_{MIN(off)}\right) \times V_{VOUT}}$$

$$C_{OUT(min_over)} = \frac{L_{OUT} \times \left(\Delta I_{LOAD(max)}\right)^{2}}{2 \times \Delta V_{LOAD(release)} \times V_{VOUT}}$$
(9)

Equation 9 and Equation 10 calculate the minimum C_{OUT} for meeting the transient requirement, which is 84 μ F assuming the following:

- ±3% voltage allowance for load step and release
- MLCC capacitance derating of 60% due to DC and AC bias effect

In this reference design, 6, 22-µF capacitors are used in order to provide this amount of capacitance.

Step Seven

Determine the stability based on the output capacitance C_{OUT}.

In order to achieve stable operation. The 0-dB frequency, f_0 should be kept less than 1/5 of the switching frequency (1 MHz). (See Figure 4)

$$f_0 = \frac{1}{2\pi} \times \frac{G_M}{C_{OUT}} \times \frac{R_C}{R_S} = 190 \, \text{kHz}$$

where

•
$$R_S = R_{DS(on)} \times G_{MC} \times R_{LOAD}$$
 (11)

$$R_{C} = \frac{f_{0} \times R_{S} \times 2\pi \times C_{OUT}}{G_{M}} = \frac{190 \, \text{kHz} \times 53 \text{m}\Omega \times 2\pi \times 80 \, \mu\text{F}}{1 \text{mS}} \approx 5 \, \text{k}\Omega \tag{12}$$

Using 6, 22- μ F capacitors, the compensation resistance, R_C can be calculated to be approximately 5 k Ω .

The purpose of the comparator capacitor (C_C) is to reduce the DC component to obtain high DC feedback gain. However, as it causes phase delay, another zero to cancel this effect at f_0 is needed. This zero can be determined by values of C_C and the compensation resistor, R_C .

$$f_{Z} = \frac{1}{2\pi \times R_{C} \times C_{C}} = \frac{f_{0}}{10}$$
(13)

And since R_C has previously been derived, the value of C_C is calculated to be 2.2 nF. In order to further boost phase margin, a value of 3.3-nF is chosen for this reference design.

20



www.ti.com SLUSAH9 – MARCH 2011

Step Eight

Select decoupling and peripheral components.

For TPS51317 peripheral capacitors use the following minimum values of ceramic capacitance. X5R or better temperature coefficient is recommended. Tighter tolerances and higher voltage ratings are always appropriate.

- V5IN decoupling ≥ 22 μF, ≥ 10 V
- VREF decoupling 0.22 µF to 1 µF, ≥ 4 V
- Bootstrap capacitors ≥ 0.1 μF, ≥ 10 V
- Pull-up resistors on PGOOD, 100 kΩ

Layout Considerations

Good layout is essential for stable power supply operation. Follow these guidelines for an efficient PCB layout.

- Connect PGND pins (or at least one of the pins) to the thermal PAD underneath the device. Also connect GND pin to the thermal PAD underneath the device. Use four vias to connect the thermal pad to internal ground planes.
- Place VIN, V5IN and 2VREF decoupling capacitors as close to the device as possible.
- Use wide traces for the VIN, VOUT, PGND and SW pins. These nodes carry high current and also serve as heat sinks.
- Place feedback and compensation components as close to the device as possible.
- Keep COMP analog signal away from noisy signals (SW, BST).

Product Folder Link(s): TPS51317



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS51317RGBR	ACTIVE	VQFN	RGB	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51317	Samples
TPS51317RGBT	ACTIVE	VQFN	RGB	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51317	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ľ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


All differsions are northinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51317RGBR	VQFN	RGB	20	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TPS51317RGBR	VQFN	RGB	20	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TPS51317RGBT	VQFN	RGB	20	250	180.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TPS51317RGBT	VQFN	RGB	20	250	180.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51317RGBR	VQFN	RGB	20	3000	367.0	367.0	35.0
TPS51317RGBR	VQFN	RGB	20	3000	367.0	367.0	35.0
TPS51317RGBT	VQFN	RGB	20	250	210.0	185.0	35.0
TPS51317RGBT	VQFN	RGB	20	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.



RGB (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4210242/C 05/12

NOTE: All linear dimensions are in millimeters



RGB (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated