

## CMOS BCD Rate **Multiplier**

High-Voltage Types (20-Volt Rating)

CD4527B is a low-power 4-bit digital rate multiplier that provides an outputpulse rate which is the clock-input-pulse rate multiplied by 1/10 times the BCD input. For example, when the BCD input is 8, there will be 8 output pulses for every 10 input pulses. This device may be used to perform arithmetic operations (add, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigonometric functions, A/D and D/A conversion, and frequency division.

For fractional multipliers with more than one digit, CD4527B devices may be cascaded in two different modes: the Add mode and the Multiply mode. (See Figs.12 and 15). In the Add mode,

Output Rate = (Clock Rate)  $\begin{bmatrix} 0.1 \text{ BCD}_1 + 0.01 \text{ BCD}_2 + \\ 0.001 \text{ BCD}_3 + \cdots \end{bmatrix}$ 

In the Multiply mode, the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second one,


e.g. 
$$\frac{9}{10} \times \frac{4}{10} = \frac{36}{100}$$
 or 36 output

pulses for every 100 clock input pulses.

The CD4527B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Numerical control
- Instrumentation .
- **Digital filtering**
- Frequency synthesis



#### TERMINAL ASSIGNMENT

#### Features:

- Cascadable in multiples of 4-bits
- Set to "9" input and "9" detect output
- = 100% test for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings Standardized, symmetrical output
- characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at VDD ≠ 5 V 2 V at VDD = 10 V

2.5 ¥ at VDD = 15 V

Meets all requirements of JEDEC Tentative Standard No. 138, Standard Specifications for Description of 'B' Series CMOS Devices'

MAXIMUM RATINGS, Absolute-Maximum Values:


D	C SUPPLY-VOLTAGE RANGE, (VDD)	
	Voltages referenced to VSS Terminal)	0.5V to +20V
	NPUT VOLTAGE RANGE, ALL INPUTS	
D	OC INPUT CURRENT, ANY ONE INPUT	±10mA
P	OWER DISSIPATION PER PACKAGE (PD):	
	For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	500mW
	For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 1	2mW/ºC to 200mW
C	EVICE DISSIPATION PER OUTPUT TRANSISTOR	
	FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	)
C	DPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
S	STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
	EAD TEMPERATURE (DURING SOLDERING):	
	At distance $1/16 \pm 1/20$ inch $(1.50 \pm 0.70 \text{ mm})$ from each for 100 may	106500

#### RECOMMENDED OPERATING CONDITIONS AT T<sub>A</sub> = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is

always within the following ranges:

	VDD	LIA	AITS	
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)		3	18	v
Set or Clear Pulse Width, tw	5 10 15	160 90 60	 	ns
Clock Pulse Width, t <sub>W</sub>	5 10 15	330 170 100	1	ns
Clock Frequency, fCL	5 10 15	dc	1.2 2.5 3.5	MHz
Clock Rise or Fall Time, trCL or tfCL	5,10,15	-	15	μs
Inhibit In Setup Time, tSU	5 10 15	100 40 20		ns
Inhibit In Removal Time, tREM	5 10 15	240 130 110	-	ns
Set Removal Time, tREM	5 10 15	150 80 50		ns
Clear Removal Time, t <sub>REM</sub>	5 10 15	60 40 30		ns

CD4527B Types



Copyright © 2003, Texas Instruments Incorporated

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	DITION	IS	LIMI	TS AT I	INDICAT	TED TE	MPERA	TURES	(°C)	
ISTIC	Vo	VIN	VDD						+25		UNITS
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA
	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	· · ·
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	]
Output High	4,6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
IOH IIIII	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-	
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	
Low-Level,		0,10	10		0	.05		-	0	0.05	
VOL Max.	-	0,15	15	0.05				-	.0	0.05	· v
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	v I
High-Level,	_	0,10	10		9	.95		9,95	10	-	
VOH Min.	-	0,15	15		14	1.95		14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5				1.5	
Voltage,	1, 9	-	10			3			-	3	
VIL Max.	1.5, 13.5	_	15			4		_		4	
Input High	0.5, 4.5	-	5		3	3.5		3.5	-		l v
Voltage,	1, 9	-	10			7		7			
VIH Min.	1.5,13,5	-	15			11		11	-	-	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μА





Fig.1 — Typical output low (sink) current characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

current characteristics.




Fig.5 – Typical dynamic power dissipation as a function of input frequency.





Fig.8 - Input current test circuit.








Fig.6 — Typical propagation delay time as a function of load capacitance (Clock or Strobe to Out).



CURRENT(LOH


Fig.4 - Minimum output high (source) current characteristics.



LOAD CAPACITANCE (CL)—9F 9855-9892 Fig.7 — Typical transition time as a function of load capacitance.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C: Input t<sub>r</sub>,t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$

	TEST COND	ITIONS		LIMITS	S	
CHARACTERISTIC		V <sub>DD</sub> (V)	Min.	Т <u>у</u> р.	Max.	UNITS
	[	5	_	110	220	1
Propagation Delay Time, tPHL, tPLH		10	_	55	110	
Clock to Out		15	-	45	90	
	l	5		150	300	ns
Clock or Strobe to Out	}	10		75	150	1
		15		60	120	İ.
	†					
Clock to Inhibit Out		5	÷	320	640	
High Level to Low Level		10	-	145	290	
		15	-	100	200	ns
		5	-	250	500	
Low Level to High Level		10	-	100	200	
••••••••••••••••••••••••••••••••••••••		15	-	75	150	
		5	_	380	760	
Clear to Out		10	_	175	350	
	1	15		130	260	
·····	1 1	5	_	300	600	ns
Clock to "9" or "15" Out		10	_	125	250	
		15		90	180	
	<u> </u>					<u> </u>
Cascade to Out		5	-	90	180	
	<b>.</b>	10	-	45	90	
	ł	15	-	35	70	ns
	I	5	-	130	260	l
Inhibit In to Inhibit Out		10	-	60	120	1
		15	-	45	90	
		5	-	330	660	
Set to Out	1	10	_	150	300	1
		15	-	110	220	
· · · · · · · · · · · · · · · · · · ·		5	<u> </u>	100	200	ns
Transition Time, tTHL, tTLH		10	_	50	100	1
THE TEM	1	15		40	80	
					00	<u> </u>
Maximum Charle Ex-		5	1.2	2.4	-	
Maximum Clock Frequency, fCL	1	10	2.5	5	-	MHz
	┫┈┉────┤	15	3.5	7		<b></b>
		5	~	165	330	
Minimum Clock Pulse Width, t <sub>W</sub>	1	10	-	85	170	ns
		15		50	100	
		5	]	· ·	15	
Clock Rise or Fall Time, trCL, tfCL		10	-	- 1	15	μs
		15		_	15	
		5	_	80	160	
Minimum Set or Clear Pulse Width, tw		10		45	90	
· · · · · · · · · · · · · · · · · · ·		15	_	30	60	1
······	t	5		50	100	ns
Minimum Inhibit In Setup Time, t <sub>SU</sub>		10		20	40	
	Į	15		10	20	
	<u> </u>					h
Minimum Inhibit In Removal Time,		5	· · ·	120	240	
tREM		10	-	65	130	1 .
	ļ	15		55	110	
		5	- 1	76	150	ns
Minimum Set Removal Time, tREM		10	-	40	80	1
		15		25	50	L
		5	-	30	60	
Minimum Clear Removal Time, TREM		10	-	20	40	ns
- NCM		15	-	15	30	
Input Capacitance, CIN	Any Input			5	7.5	
mpor opportation, oill	I COM INPUL				7.0	pF










Fig. 10 --- Quiescent device current test circuit.





#### APPLICATIONS



DIM CUT CONTRACT OF THE STATE O

92CS-2491781

Fig. 12 - 'Two CD4527B's cascaded in the "Add" mode with a preset number

of 94  $\left(\frac{9}{10} + \frac{4}{100} = \frac{94}{100}\right)$ .






Fig. 13 — Logic diagram.



Dimensions and Pad Layout for CD4527BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).



3

COMMERCIAL CMOS HIGH VOLTAGE IC8

Fig. 14 - Timing diagram (See Logic Diagram).





Fig. 15 — Two CD4527B's cascaded in the "Multiply" mode with a preset number



3-299

Γ	INPUTS OUTPUTS															
	Number of Pulses or Input Logic Level (0 = Low; 1 = High; X = Don't Care)										Number of Pulses or Output Logic Level (L = Low; H = High)					
D	Ċ	в	A	CLK	INH IN	STR	CAS	CLR #	SET #	Ουτ	OUT	INH	"9" ОUТ			
0	0.	0	0	10	0	0	0	0	0	Ľ	н	1	1			
0	0	0	1	10	0	0	0	0	0	1	1	1	1			
0	0	1	0	10	0	0	0	0	0	2	2	1	1			
0	0	1	1	10	0	0	0	0	0	3 -	3	1	1			
0	1	0	0	10	0	0	0	0	0	4	4	1	1			
0	1	0	1	10	0	0	0	0	0	5	5	1	1			
0	1	1	0	10	· 0	0	0	0	0	6	6	1	1			
0	1	1	1	10	0	0	0	0	0	7	7	1	1			
1	0	0	0	10	0	0	0	0	0	8	8	1	1			
1	0	0	1	10	0	0	0	0	0	9	9	1	1			
1	0	1	0	10	0	-0	0	0	0	8	8	1	1			
1	0	1	1	10	0	0	0	0	0	9	9	1	1			
1	1	0	0	10	0	0	0	0	0	8	8	1	1			
1	1	0	1	10	0	0	0	0	0	9	9	1	1			
1	1	1	0	10	0	0	0	0	0	8	8	1	1			
1	1	1	1	10	0	0	0	0	0	- 9	9	. 1	1			
	x	x	x	10	1	0	0	0	•			н				
Â		Ŷ	Ŷ	10	ò	1	0	0	0	†	t		†.			
x		x	1	10	ŏ	0	1	0	0	L H	н •	1 1				
1			X	10	0	0										
0	Ŷ	)	â	10	o	0	0	1	0	10	10	н	L			
x	Ŷ	Ŷ	â	10	ŏ	o	ő	0	0	L	H H	н	L			
$\square$	$\mathbf{}$			14	<u> </u>		V	v	l	L L	п	_ L	н			

TRUTH TABLE

\* Output same as the first 16 lines of this truth table (depending on values of A, B, C, D). <sup>†</sup>Depends on internal state of counter.

#Clear and Set Inputs should not be high at the same time; device draws increased quiescent current when in this non-valid state.



6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4527BE	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD4527BE	Samples
CD4527BEE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD4527BE	Samples
CD4527BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4527B	Samples
CD4527BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM527B	Samples
CD4527BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM527B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

6-Feb-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4527BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
	CD4527BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

21-Nov-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4527BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD4527BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

## **PW0016A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated