

## 7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory


#### Features

- Single or Dual Resistor Network options
- Potentiometer or Rheostat configuration options
- Resistor Network Resolution
  - 7-bit: 128 Resistors (129 Steps)
  - 8-bit: 256 Resistors (257 Steps)
- R<sub>AB</sub> Resistances options of:
  - 5 kΩ
  - 10 kΩ
  - 50 kΩ
  - 100 kΩ
- · Zero-Scale to Full-Scale Wiper operation
- Low Wiper Resistance: 75Ω (typical)
- Low Tempco:
  - Absolute (Rheostat): 50 ppm typical (0°C to 70°C)
- Ratiometric (Potentiometer): 15 ppm typicalNon-volatile Memory
  - Automatic Recall of Saved Wiper Setting
    WiperLock™ Technology
- SPI serial interface (10 MHz, modes 0,0 & 1,1)
  - High-Speed Read/Writes to wiper registers
  - Read/Write to Data EEPROM registers
  - Serially enabled EEPROM write protect
  - SDI/SDO multiplexing (MCP41X1 only)
- Resistor Network Terminal Disconnect Feature via:
  - Shutdown pin (SHDN)
  - Terminal Control (TCON) Register
- Write Protect Feature:
  - Hardware Write Protect (WP) Control pin
- Software Write Protect (WP) Configuration bit
- Brown-out reset protection (1.5V typical)
- Serial Interface Inactive current (2.5 uA typical)
- High-Voltage Tolerant Digital Inputs: Up to 12.5V
- Supports Split Rail Applications
- Internal weak pull-up on all digital inputs
- Wide Operating Voltage:
  - 2.7V to 5.5V Device Characteristics Specified
  - 1.8V to 5.5V Device Operation
- Wide Bandwidth (-3dB) Operation:
- 2 MHz (typical) for 5.0 kΩ device
- Extended temperature range (-40°C to +125°C)


#### Description

The MCP41XX and MCP42XX devices offer a wide range of product offerings using an SPI interface. WiperLock Technology allows application-specific calibration settings to be secured in the EEPROM.

#### Package Types (top view)



#### Device Block Diagram



#### **Device Features**

	Ts		- e	Y	gy gy	ber J	Resistance (typic	cal)	sd	M
Device	# of POTs	Wiper Configuration	Control Interface	Memory Type	WiperLock Technology	POR Wiper Setting	R <sub>AB</sub> Options (kΩ)         Wiper           · R <sub>W</sub> · R <sub>W</sub>		# of Steps	V <sub>DD</sub> Operating Range <sup>(2)</sup>
MCP4131 (3)	1	Potentiometer <sup>(1)</sup>	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4132 <sup>(3)</sup>	1	Rheostat	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4141	1	Potentiometer <sup>(1)</sup>	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4142	1	Rheostat	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4151 (3)	1	Potentiometer <sup>(1)</sup>	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4152 <sup>(3)</sup>	1	Rheostat	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4161	1	Potentiometer <sup>(1)</sup>	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4162	1	Rheostat	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4231 (3)	2	Potentiometer <sup>(1)</sup>	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4232 <sup>(3)</sup>	2	Rheostat	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	129	1.8V to 5.5V
MCP4241	2	Potentiometer <sup>(1)</sup>	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4242	2	Rheostat	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	129	2.7V to 5.5V
MCP4251 (3)	2	Potentiometer <sup>(1)</sup>	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4252 <sup>(3)</sup>	2	Rheostat	SPI	RAM	No	Mid-Scale	5.0, 10.0, 50.0, 100.0	75	257	1.8V to 5.5V
MCP4261	2	Potentiometer <sup>(1)</sup>	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V
MCP4262	2	Rheostat	SPI	EE	Yes	NV Wiper	5.0, 10.0, 50.0, 100.0	75	257	2.7V to 5.5V

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).

**2:** Analog characteristics only tested from 2.7V to 5.5V unless otherwise noted.

3: Please check Microchip web site for device release and availability

## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Voltage on $\underline{V_{DD}}$ with respect to $V_{SS}$
SHDN with respect to V <sub>SS</sub> 0.6V to 12.5V
Voltage on all other pins (PxA, PxW, PxB, and
SDO) with respect to V <sub>SS</sub> 0.3V to V <sub>DD</sub> + 0.3V
Input clamp current, I <sub>IK</sub>
$(V_I < 0, V_I > V_{DD}, V_I > V_{PP} \text{ on HV pins})$ ±20 mA
Output clamp current, I <sub>OK</sub>
$(V_{O} < 0 \text{ or } V_{O} > V_{DD}) \dots \pm 20 \text{ mA}$
Maximum output current sunk by any Output pin
Maximum output current sourced by any Output pin
Maximum current out of V <sub>SS</sub> pin
Maximum current into V <sub>DD</sub> pin
Maximum current into PxA, PxW & PxB pins±2.5 mA
Storage temperature65°C to +150°C
Ambient temperature with power applied 40°C to +125°C
Total power dissipation ( <b>Note 1</b> )400 mW
Soldering temperature of leads (10 seconds)
ESD protection on all pins $\ldots \ge 4 \text{ kV}$ (HBM),
= 300V (MM)
Maximum Junction Temperature (T <sub>J</sub> )+150°C
Note 1: Power dissipation is calculated as follows:

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note 1:** Power dissipation is calculated as follows:

 $\mathsf{P}_{\mathsf{dis}} = \mathsf{V}_{\mathsf{DD}} \mathrel{x} \{\mathsf{I}_{\mathsf{DD}} - \sum \mathsf{I}_{\mathsf{OH}}\} + \sum \{(\mathsf{V}_{\mathsf{DD}} \mathsf{-} \mathsf{V}_{\mathsf{OH}}) \mathrel{x} \mathsf{I}_{\mathsf{OH}}\} + \sum (\mathsf{V}_{\mathsf{OI}} \mathrel{x} \mathsf{I}_{\mathsf{OL}})$ 

## AC/DC CHARACTERISTICS

DC Characteristics	3	Operating All param V <sub>DD</sub> = +2.	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40^{\circ}C \leq T_A \leq +125^{\circ}C \ (extended) \\ \mbox{All parameters apply across the specified operating ranges unless noted.} \\ \mbox{V}_{DD} = +2.7V \ to \ 5.5V, \ 5 \ k\Omega, \ 10 \ k\Omega, \ 50 \ k\Omega, \ 100 \ k\Omega \ devices. \\ \mbox{Typical specifications represent values for } V_{DD} = 5.5V, \ T_A = +25^{\circ}C. \end{array} $							
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Supply Voltage	$V_{DD}$	2.7	—	5.5	V					
		1.8	—	2.7	V	Serial In	nterface only.			
CS, S <u>DI,</u> S <u>DO,</u> SCK, WP, SHDN	$V_{HV}$	V <sub>SS</sub>	—	12.5V	V	V <sub>DD</sub> ≥ 4.5V	The $\overline{CS}$ pin will be at one of three input levels			
pin Voltage Range		$V_{SS}$	_	V <sub>DD</sub> + 8.0V	V	V <sub>DD</sub> < 4.5V	(V <sub>IL</sub> , V <sub>IH</sub> or V <sub>IHH</sub> ). ( <b>Note 6</b> )			
VDD Start Voltage to ensure Wiper Reset	V <sub>BOR</sub>	_	_	1.65	V	RAM re	tention voltage (V <sub>RAM</sub> ) < V <sub>BOR</sub>			
VDD Rise Rate to ensure Power-on Reset	V <sub>DDRR</sub>		(Note 9)		V/ms					
Delay after device exits the reset state $(V_{DD} > V_{BOR})$	T <sub>BORD</sub>		10	20	μs					
Supply Current (Note 10)	I <sub>DD</sub>	-	_	450	μA	$V_{DD} = 5$	nterfa <u>ce</u> Active, 5.5V, CS = V <sub>IL</sub> , SCK @ 5 MHz, I 0's to volatile Wiper 0 (address			
		_	_	1	mA	E Write Current, $V_{DD} = 5.5V, \overline{CS} = V_{IL}, SCK @ 5 MHz,$ write all 0's to non-volatile Wiper 0 (address 2h)				
			2.5	5	μA	$\frac{\text{Serial Interface Inactive,}}{\text{CS}} = V_{\text{IH}}, V_{\text{DD}} = 5.5\text{V}$				
		_	0.55	1	mA	Serial Interface Active, $V_{DD}$ = 5.5V, $\overline{CS}$ = V <sub>IHH</sub> , SCK @ 5 MHz, decrement non-volatile Wiper 0 (address 2h)				

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- 10: Supply current is independent of current through the resistor network

	1								
		Standard Operating					rwise specified) 5°C (extended)		
DC Characteristic	S	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, T <sub>A</sub> = +25°C.							
Parameters	Sym	Min	Тур	Max	Units		Conditions		
Resistance	R <sub>AB</sub>	4.0	5	6.0	kΩ	-502 devices (Note 1)			
(± 20%)		8.0	10	12.0	kΩ	-103 de	evices (Note 1)		
		40.0	50	60.0	kΩ	-503 de	evices (Note 1)		
		80.0	100	120.0	kΩ	-104 de	evices (Note 1)		
Resolution	N		257		Taps	8-bit	No Missing Codes		
			129		Taps	7-bit	No Missing Codes		
Step Resistance	R <sub>S</sub>	—	R <sub>AB</sub> / (256)	—	Ω	8-bit	Note 6		
		—	R <sub>AB</sub> / (128)	—	Ω	7-bit	Note 6		
Nominal Resistance Match	R <sub>AB0</sub> - R <sub>AB1</sub>   / R <sub>AB</sub>	—	0.2	1.25	%	MCP42X1 devices only			
	R <sub>BW0</sub> - R <sub>BW1</sub>   / R <sub>BW</sub>	—	0.25	1.5	%		2 <b>X2</b> devices only, Full-Scale		
Wiper Resistance	R <sub>W</sub>	_	75	160	Ω	V <sub>DD</sub> = 8	5.5 V, I <sub>W</sub> = 2.0 mA, code = 00h		
(Note 3, Note 4)		_	75	300	Ω	$V_{DD} = 2$	2.7 V, I <sub>W</sub> = 2.0 mA, code = 00h		
Nominal	$\Delta R_{AB} / \Delta T$	_	50		ppm/°C	T <sub>A</sub> = -2	0°C to +70°C		
Resistance		—	100	—	ppm/°C	T <sub>A</sub> = -4	0°C to +85°C		
Тетрсо		—	150	—	ppm/°C	T <sub>A</sub> = -4	0°C to +125°C		
Ratiometeric Tempco	$\Delta V_{WB} / \Delta T$	—	15	—	ppm/°C	Code =	Midscale (80h or 40h)		
Resistor Terminal Input Voltage Range (Terminals A, B and W)	V <sub>A</sub> ,V <sub>W</sub> ,V <sub>B</sub>	Vss		V <sub>DD</sub>	V	Note 5	Note 5, Note 6		
Maximum current through A, W or B	Ιw	—	_	2.5	mA	wiper w	<b>Note 6</b> , Worst case current through wiper when wiper is either Full-Scale or Zero Scale.		
Leakage current	I <sub>WL</sub>	_	100	—	nA	MCP4X	<b>(X1</b> PxA = PxW = PxB = V <sub>SS</sub>		
into A, W or B		—	100	—	nA	MCP4X	<b>(X2</b> PxB = PxW = V <sub>SS</sub>		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- **2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- **6:** This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network

DC Characteristics	5	Standard Operating All parame	Temperat	ure	–40°C ≤ T	A ≤ +125	°C (ex			
			$V_{DD}$ = +2.7V to 5.5V, 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, T <sub>A</sub> = +25°C.							
Parameters	Sym	Min	Тур	Max	Units		(	Conditions		
Full-Scale Error	V <sub>WFSE</sub>	-6.0	-0.1	_	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
( <b>MCP4XX1</b> only) (8-bit code =		-4.0	-0.1	_	LSb		7-bit	$3.0V \leq V_{DD} \leq 5.5V$		
(8-bit code – 100h.		-3.5	-0.1	_	LSb	10 kΩ	8-bit	$3.0V \leq V_{DD} \leq 5.5V$		
7-bit code = 80h)		-2.0	-0.1		LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
		-0.8	-0.1	_	LSb	50 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		-0.5	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
		-0.5	-0.1	_	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		-0.5	-0.1	_	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
Zero-Scale Error	V <sub>WZSE</sub>	—	+0.1	+6.0	LSb	5 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
(MCP4XX1 only)		_	+0.1	+3.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
(8-bit code = 00h, 7-bit code = 00h)			+0.1	+3.5	LSb	10 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
			+0.1	+2.0	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
		_	+0.1	+0.8	LSb	50 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
		_	+0.1	+0.5	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
		_	+0.1	+0.5	LSb	100 kΩ	8-bit	$3.0V \le V_{DD} \le 5.5V$		
			+0.1	+0.5	LSb		7-bit	$3.0V \le V_{DD} \le 5.5V$		
Potentiometer	INL	-1	±0.5	+1	LSb	8-bit		$\leq V_{DD} \leq 5.5V$		
Integral Non-linearity		-0.5	±0.25	+0.5	LSb	7-bit	MCP4 (Note	XX1 devices only 2)		
Potentiometer	DNL	-0.5	±0.25	+0.5	LSb	8-bit		$\leq V_{DD} \leq 5.5V$		
Differential Non-linearity		-0.25	±0.125	+0.25	LSb	7-bit	MCP4 (Note	XX1 devices only 2)		
Bandwidth -3 dB	BW	—	2	_	MHz	5 kΩ	8-bit	Code = 80h		
(See Figure 2-58,		—	2	_	MHz		7-bit	Code = 40h		
load = 30 pF)		_	1		MHz	10 kΩ	8-bit	Code = 80h		
			1		MHz		7-bit	Code = 40h		
			200	_	kHz	50 kΩ	8-bit	Code = 80h		
			200		kHz		7-bit	Code = 40h		
			100	_	kHz	100 kΩ	8-bit	Code = 80h		
		_	100	_	kHz		7-bit	Code = 40h		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

**2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network

			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ (extended)} \end{array}$							
DC Characteristics	5	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ devices. Typical specifications represent values for $V_{DD}$ = 5.5V, T <sub>A</sub> = +25°C.								
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Rheostat Integral Non-linearity MCP41X1	R-INL	-1.5 -8.25	±0.5 +4.5	+1.5 +8.25	LSb LSb	5 kΩ	8-bit	5.5V, I <sub>W</sub> = 900 μA 3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )		
(Note 4, Note 8) MCP4XX2		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, I <sub>W</sub> = 900 μA		
devices only (Note 4)		-6.0	+4.5	+6.0	LSb			3.0V, I <sub>W</sub> = 480 μA ( <b>Note 7</b> )		
		-1.5	±0.5	+1.5	LSb	10 kΩ	8-bit	5.5V, I <sub>W</sub> = 450 μA		
		-5.5	+2.5	+5.5	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )		
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, Ι <sub>W</sub> = 450 μA		
		-4.0	+2.5	+4.0	LSb			3.0V, I <sub>W</sub> = 240 μA ( <b>Note 7</b> )		
		-1.5	±0.5	+1.5	LSb	50 kΩ	8-bit	5.5V, Ι <sub>W</sub> = 90 μA		
		-2.0	+1	+2.0	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )		
		-1.125	±0.5	+1.125	LSb		7-bit	5.5V, Ι <sub>W</sub> = 90 μA		
		-1.5	+1	+1.5	LSb			3.0V, I <sub>W</sub> = 48 μA ( <b>Note 7</b> )		
		-1.0	±0.5	+1.0	LSb	100 kΩ	8-bit	5.5V, I <sub>W</sub> = 45 µA		
		-1.5	+0.25	+1.5	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )		
		-0.8	±0.5	+0.8	LSb		7-bit	5.5V, I <sub>W</sub> = 45 µA		
		-1.125	+0.25	+1.125	LSb			3.0V, I <sub>W</sub> = 24 μA ( <b>Note 7</b> )		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

**2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
- 9: POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network

DC Characteristics	5	$\begin{array}{ll} \textbf{Standard Operating Conditions (unless otherwise specified)}\\ \textbf{Operating Temperature} & -40^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C} \text{ (extended)}\\ \textbf{All parameters apply across the specified operating ranges unless noted.}\\ \textbf{V}_{\text{DD}} = +2.7\text{V to 5.5V, 5 k}\Omega, \ 10 \ \text{k}\Omega, \ 50 \ \text{k}\Omega, \ 100 \ \text{k}\Omega \ \text{devices.}\\ \textbf{Typical specifications represent values for } \textbf{V}_{\text{DD}} = 5.5\text{V}, \ \textbf{T}_{A} = +25^{\circ}\text{C}. \end{array}$								
Parameters	Sym	Min	Тур	Max	Units		Conditions			
Rheostat	R-DNL	-0.5	±0.25	+0.5	LSb	5 kΩ	8-bit	5.5V, Ι <sub>W</sub> = 900 μΑ		
Differential		-1.0	+0.5	+1.0	LSb			3.0V ( <b>Note 7</b> )		
Non-linearity MCP41X1		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, Ι <sub>W</sub> = 900 μA		
(Note 4, Note 8)		-0.75	+0.5	+0.75	LSb			3.0V (Note 7)		
MCP4XX2		-0.5	±0.25	+0.5	LSb	10 kΩ	8-bit	5.5V, Ι <sub>W</sub> = 450 μA		
devices only (Note 4)		-1.0	+0.25	+1.0	LSb			3.0V (Note 7)		
(		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I <sub>W</sub> = 450 μA		
		-0.75	+0.5	+0.75	LSb			3.0V (Note 7)		
		-0.5	±0.25	+0.5	LSb	50 kΩ	8-bit 7-bit	5.5V, Ι <sub>W</sub> = 90 μA		
		-0.5	±0.25	+0.5	LSb			3.0V (Note 7)		
		-0.375	±0.25	+0.375	LSb			5.5V, Ι <sub>W</sub> = 90 μA		
		-0.375	±0.25	+0.375	LSb			3.0V (Note 7)		
		-0.5	±0.25	+0.5	LSb	100 kΩ	8-bit	5.5V, Ι <sub>W</sub> = 45 μA		
		-0.5	±0.25	+0.5	LSb			3.0V (Note 7)		
		-0.375	±0.25	+0.375	LSb		7-bit	5.5V, I <sub>W</sub> = 45 µA		
		-0.375	±0.25	+0.375	LSb			3.0V ( <b>Note 7</b> )		
Capacitance (P <sub>A</sub> )	C <sub>AW</sub>	—	75	—	pF	f =1 MH	z, Cod	e = Full-Scale		
Capacitance (P <sub>w</sub> )	C <sub>W</sub>		120	—	pF	f =1 MH	z, Cod	e = Full-Scale		
Capacitance (P <sub>B</sub> )	C <sub>BW</sub>	—	75	—	pF	f =1 MH	z, Cod	e = Full-Scale		

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

**2:** INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

3: MCP4XX1 only.

4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.

5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.

6: This specification by design.

7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.

8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.

9: POR/BOR is not rate dependent.

10: Supply current is independent of current through the resistor network

DC Characteristics	5	$\begin{array}{ll} \textbf{Standard Operating Conditions (unless otherwise specified)}\\ \textbf{Operating Temperature} & -40^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C} \text{ (extended)}\\ \textbf{All parameters apply across the specified operating ranges unless noted.}\\ \textbf{V}_{DD} = +2.7\text{V to 5.5V, 5 k}\Omega, 10 \text{ k}\Omega, 50 \text{ k}\Omega, 100 \text{ k}\Omega \text{ devices.}\\ \textbf{Typical specifications represent values for V}_{DD} = 5.5\text{V}, T_{A} = +25^{\circ}\text{C.}\\ \end{array}$							
Parameters	Sym	Min	Тур	Max	Units	Conditions			
<b>Digital Inputs/Outp</b>	outs (CS, SDI, S	SDO, SCK,	WP, SHD	N)					
Schmitt Trigger High Input Threshold	V <sub>IH</sub>	0.45 V <sub>DD</sub>			V	$\begin{array}{l} \text{2.7V} \leq \text{V}_{DD} \leq \text{5.5V} \\ \text{(Allows 2.7V Digital } \text{V}_{DD} \text{ with} \\ \text{5V Analog } \text{V}_{DD} \text{)} \end{array}$			
		0.5 V <sub>DD</sub>	_	—	V	$1.8V \le V_{DD} \le 2.7V$			
Schmitt Trigger Low Input Threshold	V <sub>IL</sub>	—		0.2V <sub>DD</sub>	V				
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	_	0.1V <sub>DD</sub>	—	V				
High Voltage Input Entry Voltage	V <sub>IHH</sub>	8.5		12.5 <b>(6)</b>	V	Threshold for WiperLock™ Technology			
High Voltage Input Exit Voltage	V <sub>IHH</sub>	—		V <sub>DD</sub> + 0.8V (6)	V				
High Voltage Limit	V <sub>MAX</sub>	—	—	12.5 <b>(6)</b>	V	Pin can tolerate $V_{MAX}$ or less.			
Output Low	V <sub>OL</sub>	V <sub>SS</sub>	_	0.3V <sub>DD</sub>	V	I <sub>OL</sub> = 5 mA, V <sub>DD</sub> = 5.5V			
Voltage (SDO)		V <sub>SS</sub>		0.3V <sub>DD</sub>	V	I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = 1.8V			
Output High	V <sub>OH</sub>	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	I <sub>OH</sub> = -2.5 mA, V <sub>DD</sub> = 5.5V			
Voltage (SDO)		0.7V <sub>DD</sub>	_	V <sub>DD</sub>	V	I <sub>OL</sub> = -1 mA, V <sub>DD</sub> = 1.8V			
Weak Pull-up / Pull-down Current	I <sub>PU</sub>	—	_	1.75	mA	Internal V <sub>DD</sub> pull-up, V <sub>IHH</sub> pull-down, V <sub>DD</sub> = 5.5V, V <sub>CS</sub> = 12.5V			
		—	170	—	μA	$\overline{\text{CS}}$ pin, V <sub>DD</sub> = 5.5V, V <sub>CS</sub> = 3V			
CS Pull-up / Pull-down Resistance	R <sub>CS</sub>	_	16	_	kΩ	$V_{DD} = 5.5V, V_{\overline{CS}} = 3V$			
Input Leakage Current	Ι <sub>ΙL</sub>	-1	_	1	μA	$V_{IN} = V_{DD}$ and $V_{IN} = V_{SS}$			
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	—	10	_	pF	f <sub>C</sub> = 20 MHz			

Note 1: Resistance is defined as the resistance between terminal A to terminal B.


2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .

- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes  $V_{WZSE}$  and  $V_{WFSE}$ .
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- **10:** Supply current is independent of current through the resistor network

DC Characteristics	5	Operating All parame V <sub>DD</sub> = +2.	$\begin{array}{ll} \textbf{Standard Operating Conditions (unless otherwise specified)}\\ \text{Operating Temperature} & -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C} \text{ (extended)}\\ \text{All parameters apply across the specified operating ranges unless noted.}\\ \text{V}_{\text{DD}} = +2.7\text{V to 5.5V, 5 k}\Omega, \ 10 \ \text{k}\Omega, \ 50 \ \text{k}\Omega, \ 100 \ \text{k}\Omega \ \text{devices.}\\ \text{Typical specifications represent values for } \text{V}_{\text{DD}} = 5.5\text{V}, \ \text{T}_{\text{A}} = +25^{\circ}\text{C}. \end{array}$							
Parameters	Sym	Min	Тур	Max	Units	Conditions				
RAM (Wiper) Value	9									
Value Range	N	0h	_	1FFh	hex	8-bit de	evice			
		0h	_	1FFh	hex	7-bit device				
EEPROM										
Endurance	E <sub>ndurance</sub>	_	1M		Cycles					
EEPROM Range	Ν	0h	_	1FFh	hex					
Initial Factory	N		80h		hex	8-bit	WiperLock Technology = Off			
Setting			40h		hex	7-bit	WiperLock Technology = Off			
EEPROM Pro- gramming Write Cycle Time	t <sub>WC</sub>	_	5	10	ms					
Power Requirement	nts									
Power Supply Sensitivity	PSS	—	0.0015	0.0035	%/%	8-bit $V_{DD} = 2.7V$ to 5.5V, $V_A = 2.7V$ , Code = 80h				
(MCP41X2 and MCP42X2 only)		_	0.0015	0.0035	%/%	7-bit	$V_{DD}$ = 2.7V to 5.5V, $V_{A}$ = 2.7V, Code = 40h			

Note 1: Resistance is defined as the resistance between terminal A to terminal B.

- 2: INL and DNL are measured at  $V_W$  with  $V_A = V_{DD}$  and  $V_B = V_{SS}$ .
- 3: MCP4XX1 only.
- 4: MCP4XX2 only, includes V<sub>WZSE</sub> and V<sub>WFSE</sub>.
- 5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
- 6: This specification by design.
- 7: Non-linearity is affected by wiper resistance (R<sub>W</sub>), which changes significantly over voltage and temperature.
- 8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
- **9:** POR/BOR is not rate dependent.
- 10: Supply current is independent of current through the resistor network




## 1.1 SPI Mode Timing Waveforms and Requirements

FIGURE 1-1: SPI Timing Waveform (Mode = 11).

## TABLE 1-1:SPI REQUIREMENTS (MODE = 11)

#	Characteristic	Symbol	Min	Max	Units	Conditions
	SCK Input Frequency	F <sub>SCK</sub>		10	MHz	V <sub>DD</sub> = 2.7V to 5.5V
				1	MHz	V <sub>DD</sub> = 1.8V to 2.7V
70	CS Active (V <sub>IL</sub> or V <sub>IHH</sub> ) to SCK↑ input	TcsA2scH	60	—	ns	
71	SCK input high time	TscH	45	—	ns	V <sub>DD</sub> = 2.7V to 5.5V
			500	—	ns	V <sub>DD</sub> = 1.8V to 2.7V
72	SCK input low time	TscL	45	—	ns	V <sub>DD</sub> = 2.7V to 5.5V
			500	—	ns	V <sub>DD</sub> = 1.8V to 2.7V
73	Setup time of SDI input to SCK <sup>↑</sup> edge	TDIV2scH	10	—	ns	
74	Hold time of SDI input from SCK↑ edge	TscH2DIL	20	—	ns	
77	CS Inactive (VIH) to SDO output hi-impedance	TcsH2DOZ		50	ns	Note 1
80	SDO data output valid after SCK $\downarrow$ edge	TscL2DOV	_	70	ns	V <sub>DD</sub> = 2.7V to 5.5V
				170	ns	V <sub>DD</sub> = 1.8V to 2.7V
83	CS Inactive (V <sub>IH</sub> ) after SCK↑ edge	TscH2csI	100	—	ns	V <sub>DD</sub> = 2.7V to 5.5V
			1		ms	V <sub>DD</sub> = 1.8V to 2.7V
84	Hold time of $\overline{\text{CS}}$ Inactive (V <sub>IH</sub> ) to $\overline{\text{CS}}$ Active (V <sub>IL</sub> or V <sub>IHH</sub> )	TcsA2csI	50	_	ns	

Note 1: This specification by design.





## TABLE 1-2:SPI REQUIREMENTS (MODE = 00)

#	Characteristic	Symbol	Min	Max	Units	Conditions
	SCK Input Frequency	F <sub>SCK</sub>	_	10	MHz	V <sub>DD</sub> = 2.7V to 5.5V
			_	1	MHz	V <sub>DD</sub> = 1.8V to 2.7V
70	CS Active (V <sub>IL</sub> or V <sub>IHH</sub> ) to SCK↑ input	TcsA2scH	60	—	ns	
71	SCK input high time	TscH	45	—	ns	V <sub>DD</sub> = 2.7V to 5.5V
			500	—	ns	V <sub>DD</sub> = 1.8V to 2.7V
72	SCK input low time	TscL	45	—	ns	V <sub>DD</sub> = 2.7V to 5.5V
			500	—	ns	V <sub>DD</sub> = 1.8V to 2.7V
73	Setup time of SDI input to SCK <sup>↑</sup> edge	TDIV2scH	10	—	ns	
74	Hold time of SDI input from SCK↑ edge	TscH2DIL	20	—	ns	
77	CS Inactive (VIH) to SDO output hi-impedance	TcsH2DoZ	—	50	ns	Note 1
80	SDO data output valid after SCK $\downarrow$ edge	TscL2DOV	—	70	ns	V <sub>DD</sub> = 2.7V to 5.5V
				170	ns	V <sub>DD</sub> = 1.8V to 2.7V
82	SDO data output valid after	TssL2doV	—	70	ns	
	CS Active (V <sub>IL</sub> or V <sub>IHH</sub> )					
83	CS Inactive (V <sub>IH</sub> ) after SCK↓ edge	TscH2csI	100	—	ns	V <sub>DD</sub> = 2.7V to 5.5V
			1		ms	V <sub>DD</sub> = 1.8V to 2.7V
84	Hold time of $\overline{CS}$ Inactive (V <sub>IH</sub> ) to	TcsA2csI	50	-	ns	
	CS Active (V <sub>IL</sub> or V <sub>IHH</sub> )					

**Note 1:** This specification by design.

Characteristic	Symbol	Min	Max	Units	Conditions
SCK Input Frequency	F <sub>SCK</sub>		250	kHz	V <sub>DD</sub> = 2.7V to 5.5V
CS Active (V <sub>IL</sub> or V <sub>IHH</sub> ) to SCK↑ input	TcsA2scH	60	_	ns	
SCK input high time	TscH	1.8	_	us	
SCK input low time	TscL	1.8	_	ns	
Setup time of SDI input to SCK↑ edge	TDIV2scH	40	_	ns	
Hold time of SDI input from SCK↑ edge	TscH2DIL	40		ns	
CS Inactive (VIH) to SDO output hi-impedance	TcsH2DoZ	_	50	ns	Note 1
SDO data output valid after SCK↓ edge	TscL2DOV	_	1.6	us	
SDO data output valid after CS Active (V <sub>IL</sub> or V <sub>IHH</sub> )	TssL2doV	—	50	ns	
CS Inactive (V <sub>IH</sub> ) after SCK↓ edge	TscH2csI	100		ns	
$\frac{\text{Hold time of }\overline{\text{CS}} \text{ Inactive } (V_{\text{IH}}) \text{ to}}{\text{CS} \text{ Active } (V_{\text{II}} \text{ or } V_{\text{IHH}})}$	TcsA2csI	50	—	ns	

## TABLE 1-3: SPI REQUIREMENTS FOR SDI/SDO MULTIPLEXED (READ OPERATION ONLY)<sup>(2)</sup>

**Note 1:** This specification by design


2: This table is for the devices where the SPI's SDI and SDO pins are multiplexed (SDI/SDO) and a Read command is issued. This is NOT required for SDI/SDO operation with the Increment, Decrement, or Write commands. This data rate can be increased by having external pull-up resistors to increase the rising edges of each bit.


## **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD}$ = +2.7V to +5.5V, $V_{SS}$ = GND.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T <sub>A</sub>	-40		+125	°C			
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C			
Storage Temperature Range	T <sub>A</sub>	-65		+150	°C			
Thermal Package Resistances								
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	—	211	_	°C/W			
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	—	89.3	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	—	149.5	_	°C/W			
Thermal Resistance, 8L-DFN (3x3)	$\theta_{JA}$	—	60	_	°C/W			
Thermal Resistance, 10L-DFN (3x3)	$\theta_{JA}$	—	57	_	°C/W			
Thermal Resistance, 10L-MSOP	$\theta_{JA}$	—	202	_	°C/W			
Thermal Resistance, 14L-PDIP	$\theta_{JA}$	_	70	_	°C/W			
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	95.3	_	°C/W			
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W			
Thermal Resistance, 16L-QFN	$\theta_{JA}$	_	43	_	°C/W			


## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.






**FIGURE 2-1:** Device Current ( $I_{DD}$ ) vs. SPI Frequency ( $f_{SCK}$ ) and Ambient Temperature ( $V_{DD}$  = 2.7V and 5.5V).



**FIGURE 2-2:** Device Current ( $I_{SHDN}$ ) and  $V_{DD}$ . ( $\overline{CS} = V_{DD}$ ) vs. Ambient Temperature.



**FIGURE 2-3:** Write Current ( $I_{WRITE}$ ) vs. Ambient Temperature and  $V_{DD}$ .







FIGURE 2-4: $\overline{CS}$  Pull-up/Pull-downResistance ( $R_{\overline{CS}}$ ) and Current ( $I_{\overline{CS}}$ ) vs.  $\overline{CS}$  InputVoltage ( $V_{\overline{CS}}$ ) ( $V_{DD} = 5.5V$ ).




**FIGURE 2-5:**  $\overline{CS}$  High Input Entry/Exit Threshold vs. Ambient Temperature and V<sub>DD</sub>.




**FIGURE 2-6:**  $5 k\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-7:** 5 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).




**FIGURE 2-8:**  $5 k\Omega$  – Nominal Resistance ( $\Omega$ ) vs. Ambient Temperature and V<sub>DD</sub>.




**FIGURE 2-9:** 5 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-10:** 5 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V<sub>DD</sub> = 3.0V).




**FIGURE 2-11:**  $5 k\Omega - R_{WB}(\Omega)$  vs. Wiper Setting and Ambient Temperature.




**FIGURE 2-12:**  $5 k\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1 µs/Div).




**FIGURE 2-13:**  $5 k\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1 µs/Div).




**FIGURE 2-14:**  $5 k\Omega$  – Power-Up Wiper Response Time (20 ms/Div).




**FIGURE 2-15:**  $5 k\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1 µs/Div).




**FIGURE 2-16:**  $5 k\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1 µs/Div).




**FIGURE 2-17:** 10 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-18:** 10 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V<sub>DD</sub> = 3.0V).




**FIGURE 2-19:** 10  $k\Omega$  – Nominal Resistance ( $\Omega$ ) vs. Ambient Temperature and V<sub>DD</sub>.




**FIGURE 2-20:** 10 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-21:** 10 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).




**FIGURE 2-22:** 10  $k\Omega - R_{WB}(\Omega)$  vs. Wiper Setting and Ambient Temperature.




**FIGURE 2-23:** 10 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).




**FIGURE 2-24:** 10 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).




**FIGURE 2-25:** 10 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).




**FIGURE 2-26:** 10 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).




**FIGURE 2-27:** 50 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-28:** 50 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature (V<sub>DD</sub> = 3.0V).




**FIGURE 2-29:** 50  $k\Omega$  – Nominal Resistance ( $\Omega$ ) vs. Ambient Temperature and V<sub>DD</sub>.




**FIGURE 2-30:** 50 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-31:** 50 k $\Omega$  Rheo Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).




**FIGURE 2-32:** 50 k $\Omega$  –  $R_{WB}$  ( $\Omega$ ) vs. Wiper Setting and Ambient Temperature.




**FIGURE 2-33:** 50 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).




**FIGURE 2-34:** 50 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).




**FIGURE 2-35:** 50 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).




**FIGURE 2-36:** 50 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).




**FIGURE 2-37:** 100 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 5.5V$ ).




**FIGURE 2-38:** 100 k $\Omega$  Pot Mode –  $R_W(\Omega)$ , INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD} = 3.0V$ ).




**FIGURE 2-39:** 100 k $\Omega$  – Nominal Resistance ( $\Omega$ ) vs. Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-40:** 100 k $\Omega$  Rheo Mode –  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD}$  = 5.5V).




**FIGURE 2-41:** 100 k $\Omega$  Rheo Mode –  $R_W$  ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{DD}$  = 3.0V).




**FIGURE 2-42:** 100  $k\Omega - R_{WB}(\Omega)$  vs. Wiper Setting and Ambient Temperature.




**FIGURE 2-43:** 100 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).




**FIGURE 2-44:** 100 k $\Omega$  – Low-Voltage Decrement Wiper Settling Time (V<sub>DD</sub> = 5.5V) (1  $\mu$ s/Div).




**FIGURE 2-45:** 100  $k\Omega$  – Power-Up Wiper Response Time (1  $\mu$ s/Div).




**FIGURE 2-46:** 100 k $\Omega$  – Low-Voltage Increment Wiper Settling Time (V<sub>DD</sub> = 2.7V) (1  $\mu$ s/Div).




**FIGURE 2-47:** Resistor Network 0 to Resistor Network 1  $R_{AB}$  (5 k $\Omega$ ) Mismatch vs.  $V_{DD}$ and Temperature.




**FIGURE 2-48:** Resistor Network 0 to Resistor Network 1  $R_{AB}$  (10 k $\Omega$ ) Mismatch vs.  $V_{DD}$  and Temperature.




**FIGURE 2-49:** Resistor Network 0 to Resistor Network 1  $R_{AB}$  (50 k $\Omega$ ) Mismatch vs.  $V_{DD}$  and Temperature.



**FIGURE 2-50:** Resistor Network 0 to Resistor Network 1  $R_{AB}$  (100 k $\Omega$ ) Mismatch vs.  $V_{DD}$  and Temperature.



**FIGURE 2-51:**  $V_{IH}$  (SDI, SCK,  $\overline{CS}$ ,  $\overline{WP}$ , and SHDN) vs.  $V_{DD}$  and Temperature.



**FIGURE 2-52:**  $V_{IL}$  (SDI, SCK,  $\overline{CS}$ ,  $\overline{WP}$ , and SHDN) vs.  $V_{DD}$  and Temperature.





FIGURE 2-53: I<sub>OH</sub> (SI Temperature.








FIGURE 2-54: Temperature.

I<sub>OL</sub> (SDO) vs. V<sub>DD</sub> and

Note: Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = 5V,  $V_{SS}$  = 0V.



**FIGURE 2-55:** Nominal EEPROM Write Cycle Time vs. V<sub>DD</sub> and Temperature.



**FIGURE 2-56:** POR/BOR Trip point vs. V<sub>DD</sub> and Temperature.





FIGURE 2-57: SCK Input Frequency vs. Voltage and Temperature.

### 2.1 Test Circuits



*FIGURE 2-58:* -3 db Gain vs. Frequency Test.

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1. Additional descriptions of the device pins follows.

Pin										
Sin	ngle		Dual					Weak Pull-up/	Oten devel Function	
Rheo	Pot <sup>(1)</sup>	Rheo	P	ot	Symbol	I/O	Buffer Type	down (Note 2)	Standard Function	
8L	8L	10L	14L	16L				(11010 2)		
1	1	1	1	16	CS	Ι	HV w/ST	"smart"	SPI Chip Select Input	
2	2	2	2	1	SCK	Ι	HV w/ST	"smart"	SPI Clock Input	
3	_	3	3	2	SDI	I	HV w/ST	"smart"	SPI Serial Data Input	
—	3		_	_	SDI/SDO	I/O	HV w/ST	"smart"	SPI Serial Data Input/Output (Note 1, Note 3)	
4	4	4	4	3, 4	$V_{SS}$	_	Р	—	Ground	
—	_	5	5	5	P1B	А	Analog	No	Potentiometer 1 Terminal B	
—		6	6	6	P1W	А	Analog	No	Potentiometer 1 Wiper Terminal	
—	_	—	7	7	P1A	А	Analog	No	Potentiometer 1 Terminal A	
—	5	—	8	8	P0A	А	Analog	No	Potentiometer 0 Terminal A	
5	6	7	9	9	P0W	А	Analog	No	Potentiometer 0 Wiper Terminal	
6	7	8	10	10	P0B	А	Analog	No	Potentiometer 0 Terminal B	
—	_		11	12	WP	I	I	"smart"	Hardware EEPROM Write Protect	
—		—	12	13	SHDN	Ι	HV w/ST	"smart"	Hardware Shutdown	
7	_	9	13	14	SDO	0	0	No	SPI Serial Data Out	
8	8	10	14	15	V <sub>DD</sub>		Р	—	Positive Power Supply Input	
_		—	_	11	NC		—	—	No Connection	
9	9	11		17	EP	—			Exposed Pad. (Note 4)	

TABLE 3-1:	PINOUT DESCRIPTION FOR THE MCP414X/416X/424X/426X

Legend:

HV w/ST = High Voltage tolerant input (with Schmidtt trigger input) A = Analog pins (Potentiometer terminals)

I = digital input (high Z)

O = digital output P = Power

I/O = Input / Output

- Note 1: The 8-lead Single Potentiometer devices are pin limited so the SDO pin is multiplexed with the SDI pin (SDI/SDO pin). After the Address/Command (first 6-bits) are received, If a valid Read command has been requested, the SDO pin starts driving the requested read data onto the SDI/SDO pin.
  - 2: The pin's "smart" pull-up shuts off while the pin is forced low. This is done to reduce the standby and shutdown current.
  - 3: The SDO is an open drain output, which uses the internal "smart" pull-up. The SDI input data rate can be at the maximum SPI frequency. the SDO output data rate will be limited by the "speed" of the pull-up, customers can increase the rate with external pull-up resistors.
  - The DFN and QFN packages have a contact on the bottom of the package. This contact is conductively 4: connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's V<sub>SS</sub> pin.

## 3.1 Chip Select (CS)

The  $\overline{\text{CS}}$  pin is the serial interface's chip select input. Forcing the  $\overline{\text{CS}}$  pin to V<sub>IL</sub> enables the serial commands. Forcing the  $\overline{\text{CS}}$  pin to V<sub>IHH</sub> enables the high-voltage serial commands.

### 3.2 Serial Data In (SDI)

The SDI pin is the serial interfaces Serial Data In pin. This pin is connected to the Host Controllers SDO pin.

#### 3.3 Serial Data In / Serial Data Out (SDI/SDO)

On the MCP41X1 devices, pin-out limitations do not allow for individual SDI and SDO pins. On these devices, the SDI and SDO pins are multiplexed.

The MCP41X1 serial interface knows when the pin needs to change from being an input (SDI) to being an output (SDO). The Host Controller's SDO pin must be properly protected from a drive conflict.

## 3.4 Ground (V<sub>SS</sub>)

The  $V_{SS}$  pin is the device ground reference.

### 3.5 Potentiometer Terminal B

The terminal B pin is connected to the internal potentiometer's terminal B.

The potentiometer's terminal B is the fixed connection to the Zero Scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0x00 for both 7-bit and 8-bit devices.

The terminal B pin does not have a polarity relative to the terminal W or A pins. The terminal B pin can support both positive and negative current. The voltage on terminal B must be between  $V_{SS}$  and  $V_{DD}$ .

MCP42XX devices have two terminal B pins, one for each resistor network.

### 3.6 Potentiometer Wiper (W) Terminal

The terminal W pin is connected to the internal potentiometer's terminal W (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminals A or B pins. The terminal W pin can support both positive and negative current. The voltage on terminal W must be between  $V_{SS}$  and  $V_{DD}$ .

MCP42XX devices have two terminal W pins, one for each resistor network.

#### 3.7 Potentiometer Terminal A

The terminal A pin is available on the MCP4XX1 devices, and is connected to the internal potentiometer's terminal A.

The potentiometer's terminal A is the fixed connection to the Full Scale wiper value of the digital potentiometer. This corresponds to a wiper value of 0x100 for 8-bit devices or 0x80 for 7-bit devices.

The terminal A pin does not have a polarity relative to the terminal W or B pins. The terminal A pin can support both positive and negative current. The voltage on terminal A must be between  $V_{SS}$  and  $V_{DD}$ .

The terminal A pin is not available on the MCP4XX2 devices, and the internally terminal A signal is floating.

MCP42X1 devices have two terminal A pins, one for each resistor network.

## 3.8 Write Protect (WP)

The  $\overline{\text{WP}}$  pin is used to force the non-volatile memory to be write protected.

### 3.9 Shutdown (SHDN)

The  $\overline{\text{SHDN}}$  pin is used to force the resistor network terminals into the hardware shutdown state.

### 3.10 Serial Data Out (SDO)

The SDO pin is the serial interfaces Serial Data Out pin. This pin is connected to the Host Controllers SDI pin.

This pin allows the Host Controller to read the digital potentiometers registers, or monitor the state of the command error bit.

### 3.11 Positive Power Supply Input (V<sub>DD</sub>)

The  $V_{DD}$  pin is the device's positive power supply input. The input power supply is relative to  $V_{SS}$ .

While the device  $V_{DD} < V_{min}$  (2.7V), the electrical performance of the device may not meet the data sheet specifications.

### 3.12 No Connection (NC)

Those pins should be either connected to  $V_{DD}$  or  $V_{SS}$ .

### 3.13 Exposed Pad (EP)

This pad is conductively connected to the device's substrate. This pad should be tied to the same potential as the  $V_{SS}$  pin (or left unconnected). This pad could be used to assist as a heat sink for the device when connected to a PCB heat sink.

## 4.0 FUNCTIONAL OVERVIEW

This Data Sheet covers a family of thirty-two Digital Potentiometer and Rheostat devices that will be referred to as MCP4XXX. The MCP4XX1 devices are the Potentiometer configuration, while the MCP4XX2 devices are the Rheostat configuration.

As the **Device Block Diagram** shows, there are four main functional blocks. These are:

- POR/BOR Operation
- Memory Map
- Resistor Network
- Serial Interface (SPI)

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and SPI operation are described in their own sections. The **Device Commands** commands are discussed in **Section 7.0**.

#### 4.1 POR/BOR Operation

The Power-on Reset is the case where the device is having power applied to it from  $V_{SS}$ . The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.

The devices RAM retention voltage ( $V_{RAM}$ ) is lower than the POR/BOR voltage trip point ( $V_{POR}/V_{BOR}$ ). The maximum  $V_{POR}/V_{BOR}$  voltage is less then 1.8V.

When  $V_{POR}/V_{BOR} < V_{DD} < 2.7V$ , the electrical performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its EEPROM and incrementing, decrementing, reading and writing to its volatile memory if the proper serial command is executed.

#### 4.1.1 POWER-ON RESET

When the device powers up, the device  $V_{DD}$  will cross the  $V_{POR}/V_{BOR}$  voltage. Once the  $V_{DD}$  voltage crosses the  $V_{POR}/V_{BOR}$  voltage the following happens:

- Volatile wiper register is loaded with value in the corresponding non-volatile wiper register
- The TCON register is loaded it's default value
- · The device is capable of digital operation

#### 4.1.2 BROWN-OUT RESET

When the device powers down, the device  $V_{DD}$  will cross the  $V_{POR}/V_{BOR}$  voltage.

Once the  $V_{DD}$  voltage decreases below the  $V_{POR}/V_{BOR}$  voltage the following happens:

- Serial Interface is disabled
- · EEPROM Writes are disabled

If the  $V_{\text{DD}}$  voltage decreases below the  $V_{\text{RAM}}$  voltage the following happens:

- · Volatile wiper registers may become corrupted
- TCON register may become corrupted

As the voltage recovers above the  $V_{POR}/V_{BOR}$  voltage see Section 4.1.1 "Power-on Reset".

Serial commands not completed due to a brown-out condition may cause the memory location (volatile and non-volatile) to become corrupted.

#### 4.2 Memory Map

The device memory is 16 locations that are 9-bits wide (16x9 bits). This memory space contains both volatile and non-volatile locations (see Table 4-1).

Address	Function	Memory Type
00h	Volatile Wiper 0	RAM
01h	Volatile Wiper 1	RAM
02h	Non-Volatile Wiper 0	EEPROM
03h	Non-Volatile Wiper 1	EEPROM
04h	Volatile TCON Register	RAM
05h	Status Register	RAM
06h	Data EEPROM	EEPROM
07h	Data EEPROM	EEPROM
08h	Data EEPROM	EEPROM
09h	Data EEPROM	EEPROM
0Ah	Data EEPROM	EEPROM
0Bh	Data EEPROM	EEPROM
0Ch	Data EEPROM	EEPROM
0Dh	Data EEPROM	EEPROM
0Eh	Data EEPROM	EEPROM
0Fh	Data EEPROM	EEPROM

TABLE 4-1: MEMORY MAP

#### 4.2.1 NON-VOLATILE MEMORY (EEPROM)

This memory can be grouped into two uses of non-volatile memory. These are:

- General Purpose Registers
- Non-Volatile Wiper Registers

The non-volatile wipers starts functioning below the devices  $V_{\mbox{POR}}/V_{\mbox{BOR}}$  trip point.

#### 4.2.1.1 General Purpose Registers

These locations allow the user to store up to 10 (9-bit) locations worth of information.

#### 4.2.1.2 Non-Volatile Wiper Registers

These locations contain the wiper values that are loaded into the corresponding volatile wiper register whenever the device has a POR/BOR event. There are up to two registers, one for each resistor network.

The non-volatile wiper register enables stand-alone operation of the device (without Microcontroller control) after being programmed to the desired value.

#### 4.2.1.3 Factory Initialization of Non-Volatile Memory (EEPROM)

The Non-Volatile Wiper values will be initialized to mid-scale value. This is shown in Table 4-2.

The General purpose EEPROM memory will be programmed to a default value of 0xFF.

It is good practice in the manufacturing flow to configure the device to your desired settings.

## TABLE 4-2:DEFAULT FACTORYSETTINGS SELECTION

e	¢	JR ng		per ode	⊤™ and setting
Resistance Code	Typical R <sub>AB</sub> Value	Default POR Wiper Setting	8-bit	7-bit	WiperLock™ Technology and Write Protect Setting
-502	5.0 kΩ	Mid-scale	80h	40h	Disabled
-103	10.0 kΩ	Mid-scale	80h	40h	Disabled
-503	50.0 kΩ	Mid-scale	80h	40h	Disabled
-104	100.0 kΩ	Mid-scale	80h	40h	Disabled

#### 4.2.1.4 Special Features

There are 3 non-volatile bits that are not directly mapped into the address space. These bits control the following functions:

- EEPROM Write Protect
- · WiperLock Technology for Non-Volatile Wiper 0
- · WiperLock Technology for Non-Volatile Wiper 1

The operation of WiperLock Technology is discussed in **Section 5.3**. The state of the WL0, WL1, and WP bits is reflected in the STATUS register (see Register 4-1).

#### **EEPROM Write Protect**

All internal EEPROM memory can be Write Protected. When EEPROM memory is Write Protected, Write commands to the internal EEPROM are prevented.

Write Protect ( $\overline{\text{WP}}$ ) can be enabled/disabled by two methods. These are:

- External WP Hardware pin (MCP42X1 devices only)
- · Non-Volatile configuration bit

High Voltage commands are required to enable and disable the nonvolatile WP bit. These commands are shown in Section 7.9 "Modify Write Protect or WiperLock Technology (High Voltage)".

To write to EEPROM, both the external  $\overline{WP}$  pin and the internal WP EEPROM bit must be disabled. Write Protect does not block commands to the volatile registers.

#### 4.2.2 VOLATILE MEMORY (RAM)

There are four Volatile Memory locations. These are:

- Volatile Wiper 0
- Volatile Wiper 1
- (Dual Resistor Network devices only)
- Status Register
- Terminal Control (TCON) Register

The volatile memory starts functioning at the RAM retention voltage (V\_{RAM}).

#### 4.2.2.1 Status (STATUS) Register

This register contains 5 status bits. These bits show the state of the WiperLock bits, the Shutdown bit the Write Protect bit, and if an EEPROM write cycle is active. The

STATUS register can be accessed via the READ commands. Register 4-1 describes each STATUS register bit.

The STATUS register is placed at Address 05h.

#### **REGISTER 4-1: STATUS REGISTER**

R-1	R-1	R-1	R-1	R-0	R-x	R-x	R-x	R-x	
	D	8:D5		EEWA	WL1 <sup>(1)</sup>	WL0 (1)	SHDN	WP <sup>(1)</sup>	
bit 7				4		•		bit 0	
Legend:									
R = Read	lable bit	W = Writable	e bit	U = Unimplemented bit, read as '0'					
-n = Valu	n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 8-5	<b>D8:D5:</b> R	eserved. Force	d to "1"						
bit 4	EEWA: EEPROM Write Active Status bit								
	This bit indicates if the EEPROM Write Cycle is occurring.								
	1 = An EEPROM Write cycle is currently occurring. Only serial commands to the Volatile mem							atlie memory	
	locations are allowed (addresses 00h, 01h, 04h, and 05h) 0 = An EEPROM Write cycle is NOT currently occurring								
bit 3		WL1: WiperLock Status bit for Resistor Network 1 (Refer to Section 5.3 "WiperLock™ Technolog for further information)						echnology"	
	<ul> <li>WiperLock (WL) prevents the Volatile and Non-Volatile Wiper 1 addresses and the TCON register bits R1HW, R1A, R1W, and R1B from being written to. High Voltage commands are required to enable and disable WiperLock Technology.</li> <li>1 = Wiper and TCON register bits R1HW, R1A, R1W, and R1B of Resistor Network 1 (Pot 1) are "Locked" (Write Protected)</li> <li>0 = Wiper and TCON of Resistor Network 1 (Pot 1) can be modified</li> </ul>							o enable and	
	Note: The WL1 bit always reflects the result of the last programming cycle to the non-vola						volatile WL1		
		bit. After a POR or BOR event, the WL1 bit is loaded with the non-volatile WL1 bit					bit value.		
bit 2		WL0: WiperLock Status bit for Resistor Network 0 (Refer to Section 5.3 "WiperLock™ Techno for further information)						echnology"	
	<ul> <li>The WiperLock Technology bits (WLx) prevents the Volatile and Non-Volatile Wiper 0 addresses and th TCON register bits R0HW, R0A, R0W, and R0B from being written to. High Voltage commands ar required to enable and disable WiperLock Technology.</li> <li>1 = Wiper and TCON register bits R0HW, R0A, R0W, and R0B of Resistor Network 0 (Pot 0) ar "Locked" (Write Protected)</li> <li>0 = Wiper and TCON of Resistor Network 0 (Pot 0) can be modified</li> </ul>							mmands are	
	Note:	The WL0 bit a bit. After a PO	•						
bit 1	SHDN: Ha								
	<ul> <li>SHDN: Hardware Shutdown pin Status bit (Refer to Section 5.4 "Shutdown" for further information) This bit indicates if the Hardware shutdown pin (SHDN) is low. A hardware shutdown disconnects th Terminal A and forces the wiper (Terminal W) to Terminal B (see Figure 5-2). While the device is i Hardware Shutdown (the SHDN pin is low) the serial interface is operational so the STATUS register may be read.</li> <li>1 = MCP4XXX is in the Hardware Shutdown state</li> <li>0 = MCP4XXX is NOT in the Hardware Shutdown state</li> </ul>								
Note 1:	Requires a H	ligh Voltage con vritten, but refle	nmand to me	odify the state	e of this bit (fo	r Non-Volatile	devices only	ν). This bit is	

#### REGISTER 4-1: STATUS REGISTER (CONTINUED)

bit 0 WP: EEPROM Write Protect Status bit (Refer to Section "EEPROM Write Protect" for further information)

This bit indicates the status of the write protection on the EEPROM memory. When Write Protect is enabled, writes to all non-volatile memory are prevented. This includes the General Purpose EEPROM memory, and the non-volatile Wiper registers. Write Protect does not block modification of the volatile wiper register values or the volatile TCON register value (via Increment, Decrement, or Write commands).

This status bit is an OR of the devices Write Protect pin ( $\overline{WP}$ ) and the internal non-volatile WP bit. High Voltage commands are required to enable and disable the internal WP EEPROM bit.

- 1 = EEPROM memory is Write Protected
- 0 = EEPROM memory can be written
- **Note 1:** Requires a High Voltage command to modify the state of this bit (for Non-Volatile devices only). This bit is Not directly written, but reflects the system state (for this feature).

#### 4.2.2.2 Terminal Control (TCON) Register

This register contains 8 control bits. Four bits are for Wiper 0, and four bits are for Wiper 1. Register 4-2 describes each bit of the TCON register.

The state of each resistor network terminal connection is individually controlled. That is, each terminal connection (A, B and W) can be individually connected/ disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer. The value that is written to this register will appear on the resistor network terminals when the serial command has completed.

When the WL1 bit is enabled, writes to the TCON register bits R1HW, R1A, R1W, and R1B are inhibited.

When the WL0 bit is enabled, writes to the TCON register bits R0HW, R0A, R0W, and R0B are inhibited.

On a POR/BOR this register is loaded with 1FFh (9-bits), for all terminals connected. The HostController needs to detect the POR/BOR event and then update the Volatile TCON register value.

## REGISTER 4-2: TCON BITS <sup>(1, 2)</sup>

W = Writab '1' = Bit is s eserved. Forced to 'I' Resistor 1 Hardy it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is disconn P1W pin is di	bet o "1" ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Connects the Re the to the Re	'0' = Bit is of uration Contro uutdown" cont hardware pin ware pin "shu of Connect Co esistor 1 Netwo he Resistor 1 Netwo esistor 1 Wipe esistor 1 Wipe esistor 1 Netwo the Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 0 Connect Co	ol bit figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	x = Bit is un ne Hardware p configuration guration Resistor 1 Net	bin work	R0B
'1' = Bit is s eserved. Forced to It Resistor 1 Hardw it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is disconne Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconnect P1W pin is disconnect	bet o "1" ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Connects the Re the to the Re	'0' = Bit is of uration Contro uutdown" cont hardware pin ware pin "shu of Connect Co esistor 1 Netwo he Resistor 1 Netwo esistor 1 Wipe esistor 1 Wipe esistor 1 Netwo the Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 0 Connect Co	ol bit figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	x = Bit is un ne Hardware p configuration guration Resistor 1 Net	bin work	bit
'1' = Bit is s eserved. Forced to It Resistor 1 Hardw it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is disconne Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconnect P1W pin is disconnect	bet o "1" ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Connects the Re the to the Re	'0' = Bit is of uration Contro uutdown" cont hardware pin ware pin "shu of Connect Co esistor 1 Netwo he Resistor 1 Netwo esistor 1 Wipe esistor 1 Wipe esistor 1 Netwo the Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 0 Connect Co	ol bit figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	x = Bit is un ne Hardware p configuration guration Resistor 1 Net	bin work	
'1' = Bit is s eserved. Forced to It Resistor 1 Hardw it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is disconne Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconnect P1W pin is disconnect	bet o "1" ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Connects the Re the to the Re	'0' = Bit is of uration Contro uutdown" cont hardware pin ware pin "shu of Connect Co esistor 1 Netwo he Resistor 1 Netwo esistor 1 Wipe esistor 1 Wipe esistor 1 Netwo the Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 0 Connect Co	ol bit figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	x = Bit is un ne Hardware p configuration guration Resistor 1 Net	bin work	
'1' = Bit is s eserved. Forced to It Resistor 1 Hardw it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is disconne Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconnect P1W pin is disconnect	bet o "1" ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Connects the Re the to the Re	'0' = Bit is of uration Contro uutdown" cont hardware pin ware pin "shu of Connect Co esistor 1 Netwo he Resistor 1 Netwo esistor 1 Wipe esistor 1 Wipe esistor 1 Netwo the Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 onnect Contro esistor 1 Netwo he Resistor 1 0 Connect Co	ol bit figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	x = Bit is un ne Hardware p configuration guration Resistor 1 Net	bin work	
eserved. Forced to I: Resistor 1 Hardy Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is disconne P1A pin is disconne P1A pin is disconne P1W pin is connect P1W pin is connect P1W pin is disconne P1W pin is disc	o "1" ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Connects the Re the to the Re	uration Contro hardware pin ware pin "shu sistor 1 Term sistor 1 Netw he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Wipe esistor 1 Netw the Resistor 1 onnect Contro	ol bit figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	ne Hardware p configuration guration Resistor 1 Net	bin work	
<i>I</i> : Resistor 1 Hardwit forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	ware Configu 1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from th (P1W pin) Co nects the Re ted to the Re ted to the Re nected from the nected from the	e hardware pin ware pin "shu ware pin "shu connect Co esistor 1 Term esistor 1 Netw he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netw the Resistor 2 connect Co	figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	configuration guration Resistor 1 Net	work	
it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ected from th (P1W pin) Co nects the Re ted to the Re ted to the Re nected from the nected from the nected from the the pin	e hardware pin ware pin "shu ware pin "shu connect Co esistor 1 Term esistor 1 Netw he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netw the Resistor 2 connect Co	figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	configuration guration Resistor 1 Net	work	
it forces Resistor 7 Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	1 into the "sh forced to the d to the hard al A (P1A pin nects the Re ected from th (P1W pin) Co nects the Re ted to the Re ted to the Re nected from the nected from the nected from the the pin	e hardware pin ware pin "shu ware pin "shu connect Co esistor 1 Term esistor 1 Netw he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netw the Resistor 2 connect Co	figuration of th n "shutdown" o utdown" config ontrol bit ninal A to the F ork Network ol bit er to the Resis vork 1 Network	configuration guration Resistor 1 Net	work	
Resistor 1 is NOT Resistor 1 is forced Resistor 1 Termina it connects/discon P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	forced to the d to the hard al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Co nects the Re ted to the Re nected from the al B (P1B pin	hardware pin ware pin "shu connect Co esistor 1 Term esistor 1 Netwine Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netwithe Resistor 2 connect Co	n "shutdown" o utdown" config ontrol bit inal A to the F ork Network ol bit er to the Resis vork I Network	configuration guration Resistor 1 Net	work	
Resistor 1 Termina it connects/discon P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	al A (P1A pin nects the Re ted to the Re ected from the (P1W pin) Co nects the Re ted to the Re nected from the al B (P1B pin	a) Connect Co esistor 1 Term esistor 1 Netwo he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netwo the Resistor 2 a) Connect Co	ontrol bit inal A to the F ork Network ol bit er to the Resis vork I Network	Resistor 1 Net		
it connects/discon P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	nects the Re ted to the Re ected from the (P1W pin) Co nects the Re ted to the Re ted to the Re nected from the al B (P1B pin	esistor 1 Term sistor 1 Netw he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netw the Resistor	inal A to the F rork Network of bit er to the Resis vork 1 Network			
P1A pin is connect P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connect P1W pin is disconr Resistor 1 Termina it connects/discon	ted to the Re ected from the (P1W pin) Co nects the Re ted to the Re nected from the al B (P1B pin	sistor 1 Netw he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netw the Resistor 7 connect Co	vork Network ol bit er to the Resis vork 1 Network			
P1A pin is disconn Resistor 1 Wiper ( it connects/discon P1W pin is connec P1W pin is disconr Resistor 1 Termina it connects/discon	ected from th (P1W pin) Co nects the Re ted to the Re nected from the al B (P1B pin	he Resistor 1 connect Contro esistor 1 Wipe esistor 1 Netw the Resistor 2 c) Connect Co	Network ol bit er to the Resis vork 1 Network	tor 1 Network		
Resistor 1 Wiper ( it connects/discon P1W pin is connec P1W pin is disconr Resistor 1 Termina it connects/discon	(P1W pin) Co nects the Re ted to the Re nected from t al B (P1B pin	onnect Contro esistor 1 Wipe esistor 1 Network the Resistor 2 a) Connect Co	ol bit er to the Resis vork I Network	tor 1 Network		
it connects/discon P1W pin is connec P1W pin is disconr Resistor 1 Termina it connects/discon	nects the Re ted to the Re nected from t al B (P1B pin	esistor 1 Wipe esistor 1 Netw the Resistor 7 a) Connect Co	er to the Resis vork 1 Network	tor 1 Network		
P1W pin is connec P1W pin is disconr Resistor 1 Termina it connects/discon	ted to the Re nected from t al B (P1B pin	esistor 1 Network the Resistor 2 1) Connect Co	vork 1 Network			
P1W pin is disconr Resistor 1 Termina it connects/discon	nected from t al B (P1B pin	the Resistor 2 ) Connect Co	1 Network			
it connects/discon	· ·		ontrol bit			
	nects the Re					
<b>NO 1 1</b>		esistor 1 Term	inal B to the F	Resistor 1 Net	work	
P1B pin is connect						
P1B pin is disconn						
I: Resistor 0 Hard	-					
it forces Resistor (					bin	
Resistor 0 is NOT Resistor 0 is forced						
				Jaradon		
<b>R0A:</b> Resistor 0 Terminal A (P0A pin) Connect Control bit						
<sup>•</sup> 0A pin is disconn	ected from the	he Resistor 0	Network			
Resistor 0 Wiper	(P0W pin) Co	onnect Contro	ol bit			
				tor 0 Network		
•						
		-				
				Resistor 0 Net	work	
ULU DID IO OODDOO						
	it connects/discon POA pin is connect POA pin is disconn Resistor 0 Wiper it connects/discon POW pin is connect POW pin is discon Resistor 0 Termina it connects/discon POB pin is connect	it connects/disconnects the Re POA pin is connected to the Re POA pin is disconnected from the Resistor 0 Wiper (POW pin) Co it connects/disconnects the Re POW pin is connected to the Re POW pin is disconnected from the Resistor 0 Terminal B (POB pin it connects/disconnects the Re POB pin is connected to the Re	it connects/disconnects the Resistor 0 Term POA pin is connected to the Resistor 0 Netw POA pin is disconnected from the Resistor 0 Resistor 0 Wiper (POW pin) Connect Contro it connects/disconnects the Resistor 0 Wipe POW pin is connected to the Resistor 0 Netw POW pin is disconnected from the Resistor 0 Resistor 0 Terminal B (POB pin) Connect Co it connects/disconnects the Resistor 0 Term POB pin is connected to the Resistor 0 Netw	it connects/disconnects the Resistor 0 Terminal A to the R POA pin is connected to the Resistor 0 Network POA pin is disconnected from the Resistor 0 Network Resistor 0 Wiper (POW pin) Connect Control bit it connects/disconnects the Resistor 0 Wiper to the Resis POW pin is connected to the Resistor 0 Network POW pin is disconnected from the Resistor 0 Network Resistor 0 Terminal B (POB pin) Connect Control bit	it connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Net P0A pin is connected to the Resistor 0 Network P0A pin is disconnected from the Resistor 0 Network Resistor 0 Wiper (P0W pin) Connect Control bit it connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network P0W pin is connected to the Resistor 0 Network P0W pin is disconnected from the Resistor 0 Network Resistor 0 Terminal B (P0B pin) Connect Control bit it connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network P0B pin is connected to the Resistor 0 Network	it connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network P0A pin is connected to the Resistor 0 Network P0A pin is disconnected from the Resistor 0 Network Resistor 0 Wiper (P0W pin) Connect Control bit it connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network P0W pin is connected to the Resistor 0 Network P0W pin is disconnected from the Resistor 0 Network Resistor 0 Terminal B (P0B pin) Connect Control bit it connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network P0B pin is connected to the Resistor 0 Network

- **lote 1:** The hardware SHDN pin (when active) overrides the state of these bits. When the SHDN pin returns to the inactive state, the TCON register will control the state of the terminals. The SHDN pin does not modify the state of the TCON bits.
  - 2: These bits do not affect the wiper register values.


## 5.0 RESISTOR NETWORK

The Resistor Network has either 7-bit or 8-bit resolution. Each Resistor Network allows zero scale to full scale connections. Figure 5-1 shows a block diagram for the resistive network of a device.

The Resistor Network is made up of several parts. These include:

- Resistor Ladder
- Wiper
- · Shutdown (Terminal Connections)

Devices have either one or two resistor networks, These are referred to as Pot 0 and Pot 1.





#### 5.1 Resistor Ladder Module

The resistor ladder is a series of equal value resistors (R<sub>S</sub>) with a connection point (tap) between the two resistors. The total number of resistors in the series (ladder) determines the R<sub>AB</sub> resistance (see Figure 5-1). The end points of the resistor ladder are connected to analog switches which are connected to the device Terminal A and Terminal B pins. The R<sub>AB</sub> (and R<sub>S</sub>) resistance has small variations over voltage and temperature.

For an 8-bit device, there are 256 resistors in a string between terminal A and terminal B. The wiper can be set to tap onto any of these 256 resistors thus providing 257 possible settings (including terminal A and terminal B).

For a 7-bit device, there are 128 resistors in a string between terminal A and terminal B. The wiper can be set to tap onto any of these 128 resistors thus providing 129 possible settings (including terminal A and terminal B).

Equation 5-1 shows the calculation for the step resistance.

#### EQUATION 5-1: R<sub>S</sub> CALCULATION

$R_S = \frac{R_{AB}}{(256)}$	8-bit Device
$R_S = \frac{R_{AB}}{(128)}$	7-bit Device

### 5.2 Wiper

Each tap point (between the  ${\sf R}_S$  resistors) is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (Wiper) pin.

A value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The wiper can connect directly to Terminal B or to Terminal A. A zero-scale connections, connects the Terminal W (wiper) to Terminal B (wiper setting of 000h). A full-scale connections, connects the Terminal W (wiper) to Terminal A (wiper setting of 100h or 80h). In these configurations the only resistance between the Terminal W and the other Terminal (A or B) is that of the analog switches.

A wiper setting value greater than full scale (wiper setting of 100h for 8-bit device or 80h for 7-bit devices) will also be a Full Scale setting (Terminal W (wiper) connected to Terminal A). Table 5-1 illustrates the full wiper setting map.

Equation 5-2 illustrates the calculation used to determine the resistance between the wiper and terminal B.

#### EQUATION 5-2: R<sub>WB</sub> CALCULATION

$R_{WB} = \frac{R_{AB}N}{(256)} + R_W$	8-bit Device
N = 0 to 256 (decimal)	
$R_{WB} = \frac{R_{AB}N}{(128)} + R_W$	7-bit Device
N = 0 to 128 (decimal)	

## TABLE 5-1:VOLATILE WIPER VALUE VS.WIPER POSITION MAP

Wiper	Setting	Properties		
7-bit Pot	8-bit Pot	riopenies		
3FFh	3FFh	Reserved (Full Scale (W = A)),		
081h	101h	Increment and Decrement		
		commands ignored		
080h	100h	Full Scale (W = A),		
		Increment commands ignored		
07Fh	0FFh	W = N		
041h	081			
040h	080h	W = N (Mid-Scale)		
03Fh	07Fh	W = N		
001h	001			
000h	000h	Zero Scale (W = B)		
		Decrement command ignored		

#### 5.3 WiperLock<sup>™</sup> Technology

The MCP4XXX device's WiperLock technology allows application-specific calibration settings to be secured in the EEPROM without requiring the use of an additional write-protect pin. There are two WiperLock Technology configuration bits (WL0 and WL1). These bits prevent the Non-Volatile and Volatile addresses and bits for the specified resistor network from being written.

The WiperLock technology prevents the serial commands from doing the following:

- · Changing a volatile wiper value
- · Writing to a non-volatile wiper memory location
- · Changing the volatile TCON register value

For either Resistor Network 0 or Resistor Network 1 (Potx), the WLx bit controls the following:

- · Non-Volatile Wiper Register
- Volatile Wiper Register
- Volatile TCON register bits RxHW, RxA, RxW, and RxB

High Voltage commands are required to enable and disable WiperLock. Please refer to the Modify Write **Protect or WiperLock Technology (High Voltage)** command for operation.

#### 5.3.1 POR/BOR OPERATION WHEN WIPERLOCK TECHNOLOGY ENABLED

The WiperLock Technology state is not affected by a POR/BOR event. A POR/BOR event will load the Volatile Wiper register value with the Non-Volatile Wiper register value, refer to **Section 4.1**.

#### 5.4 Shutdown

Shutdown is used to minimize the device's current consumption. The MCP4XXX has two methods to achieve this. These are:

- Hardware Shutdown Pin (SHDN)
- Terminal Control Register (TCON)

The Hardware Shutdown pin is backwards compatible with the MCP42XXX devices.

#### 5.4.1HARDWARE SHUTDOWN PIN (SHDN)

The SHDN pin is available on the dual potentiometer devices. When the  $\overline{SHDN}$  pin is forced active (V<sub>II</sub>):

- · The P0A and P1A terminals are disconnected
- The P0W and P1W terminals are simultaneously connect to the P0B and P1B terminals, respectively (see Figure 5-2)
- The Serial Interface is NOT disabled, and all Serial Interface activity is executed
- · Any EEPROM write cycles are completed

The Hardware Shutdown pin mode does NOT corrupt the values in the Volatile Wiper Registers nor the TCON register. When the Shutdown mode is exited  $(\overline{SHDN} \text{ pin is inactive } (V_{IH}))$ :

- · The device returns to the Wiper setting specified by the Volatile Wiper value
- The TCON register bits return to controlling the terminal connection state




FIGURE 5-2: Hardware Shutdown Resistor Network Configuration.

#### 5.4.2 TERMINAL CONTROL REGISTER (TCON)


The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B, and W) to the Resistor Network. This register is shown in Register 4-2.

The RxHW bits forces the selected resistor network into the same state as the SHDN pin. Alternate low power configurations may be achieved with the RxA, RxW, and RxB bits.

Note:	When the DyLW hit forces the register
Note:	When the RxHW bit forces the resistor
	network into the hardware SHDN state,
	the state of the TCON register RxA, RxW,
	and RxB bits is overridden (ignored).
	When the state of the RxHW bit no longer
	forces the resistor network into the
	hardware SHDN state, the TCON register
	RxA, RxW, and RxB bits return to control-
	ling the terminal connection state. In other
	words, the RxHW bit does not corrupt the
	state of the RxA, RxW, and RxB bits.

INTERACTION OF SHDN PIN AND 5.4.3 TCON REGISTER

Figure 5-3 shows how the SHDN pin signal and the RxHW bit signal interact to control the hardware shutdown of each resistor network (independently). Using the TCON bits allows each resistor network (Pot 0 and Pot 1) to be individually "shutdown" while the hardware pin forces both resistor networks to be "shutdown" at the same time.



Interaction.

RxHW bit and SHDN pin

NOTES:

## 6.0 SERIAL INTERFACE (SPI)

The MCP4XXX devices support the SPI serial protocol. This SPI operates in the slave mode (does not generate the serial clock).


The SPI interface uses up to four pins. These are:

- CS Chip Select
- SCK Serial Clock
- SDI Serial Data In
- SDO Serial Data Out

Typical SPI Interfaces are shown in Figure 6-1. In the SPI interface, The Master's Output pin is connected to the Slave's Input pin and the Master's Input pin is connected to the Slave's Output pin.

The MCP4XXX SPI's module supports two (of the four) standard SPI modes. These are Mode 0, 0 and 1, 1. The SPI mode is determined by the state of the SCK pin (V<sub>IH</sub> or V<sub>IL</sub>) on the when the CS pin transitions from inactive (V<sub>IH</sub>) to active (V<sub>IL</sub> or V<sub>IHH</sub>).

All SPI interface signals are high-voltage tolerant.



## 6.1 SDI, SDO, SCK, and CS Operation

The operation of the four SPI interface pins are discussed in this section. These pins are:

- SDI (Serial Data In)
- · SDO (Serial Data Out)
- SCK (Serial Clock)
- CS (Chip Select)

The serial interface works on either 8-bit or 16-bit boundaries depending on the selected command. The Chip Select  $(\overline{CS})$  pin frames the SPI commands.

#### 6.1.1 SERIAL DATA IN (SDI)

The Serial Data In (SDI) signal is the data signal into the device. The value on this pin is latched on the rising edge of the SCK signal.

#### 6.1.2 SERIAL DATA OUT (SDO)

The Serial Data Out (SDO) signal is the data signal out of the device. The value on this pin is driven on the falling edge of the SCK signal.

Once the  $\overline{\text{CS}}$  pin is forced to the active level (V<sub>IL</sub> or V<sub>IHH</sub>), the SDO pin will be driven. The state of the SDO pin is determined by the serial bit's position in the command, the command selected, and if there is a command error state (CMDERR).

#### 6.1.3 SDI/SDO

Note: MCP41X1 Devices Only .

For device packages that do not have enough pins for both an SDI and SDO pin, the SDI and SDO functionality is multiplexed onto a single I/O pin called SDI/SDO.

The SDO will only be driven for the command error bit (CMDERR) and during the data bits of a read command (after the memory address and command has been received).

### 6.1.3.1 SDI/SDO Operation

Figure 6-2 shows a block diagram of the SDI/SDO pin. The SDI signal has an internal "smart" pull-up. The value of this pull-up determines the frequency that data can be read from the device. An external pull-up can be added to the SDI/SDO pin to improve the rise time and therefore improve the frequency that data can be read.

Note:	To support the High voltage requirement of		
	the SDI function, the SDO function is an		
	open-drain output.		

Data written on the SDI/SDO pin can be at the maximum SPI frequency.

Note:	Care must be take to ensure that a Drive conflict does not exist between the Host
	Controllers SDO pin (or software SDI/SDO pin) and the MCP41x1 SDI/SDO pin (see Figure 6-1).

On the falling edge of the SCK pin during the C0 bit (see Figure 7-1), the SDI/SDO pin will start outputting the SDO value. The SDO signal overrides the control of the smart pull-up, such that whenever the SDI/SDO pin is outputting data, the smart pull-up is enabled.

The SDI/SDO pin will change from an input (SDI) to an output (SDO) after the state machine has received the Address and Command bits of the Command Byte. If the command is a Read command, then the SDI/SDO pin will remain an output for the remainder of the command. For any other command, the SDI/SDO pin returns to an input.




Diagram.

### 6.1.4 SERIAL CLOCK (SCK) (SPI FREQUENCY OF OPERATION)

The SPI interface is specified to operate up to 10 MHz. The actual clock rate depends on the configuration of the system and the serial command used. Table 6-1 shows the SCK frequency for different configurations.

TABLE 6-1:	SCK FREQUENCY
------------	---------------

		Command		
Memory Typ	e Access	Read	Write, Increment, Decrement	
Non-Volatile	SDI, SDO	10 MHz	10 MHz <sup>(2, 3)</sup>	
Memory	SDI/SDO (1)	250 kHz <sup>(4)</sup>	10 MHz <sup>(2, 3)</sup>	
Volatile	SDI, SDO	10 MHz	10 MHz	
Memory	SDI/SDO (1)	250 kHz <sup>(4)</sup>	10 MHz	

Note 1: MCP41X1 devices only

- **2:** Non-Volatile memory does not support the Increment or Decrement command.
- 3: After a Write command, the internal write cycle must complete before the next SPI command is received.
- **4:** This is the maximum clock frequency without an external pull-up resistor.

## 6.1.5 THE CS SIGNAL

The Chip Select ( $\overline{CS}$ ) signal is used to select the device and frame a command sequence. To start a command, or sequence of commands, the  $\overline{CS}$  signal must transition from the inactive state (V<sub>IH</sub>) to an active state (V<sub>IL</sub> or V<sub>IHH</sub>).

After the  $\overline{CS}$  signal has gone active, the SDO pin is driven and the clock bit counter is reset.

Note:	There is a required delay after the $\overline{CS}$ pin
	goes active to the 1st edge of the SCK pin.

If an error condition occurs for an SPI command, then the Command byte's Command Error (CMDERR) bit (on the SDO pin) will be driven low ( $V_{IL}$ ). To exit the error condition, the user must take the CS pin to the  $V_{IH}$  level.

When the  $\overline{\text{CS}}$  pin returns to the inactive state (V<sub>IH</sub>) the SPI module resets (including the address pointer). While the  $\overline{\text{CS}}$  pin is in the inactive state (V<sub>IH</sub>), the serial interface is ignored. This allows the Host Controller to interface to other SPI devices using the same SDI, SDO, and SCK signals.

The  $\overline{CS}$  pin has an internal pull-up resistor. The resistor is disabled when the voltage on the  $\overline{CS}$  pin is at the V<sub>IL</sub> level. This means that when the  $\overline{CS}$  pin is not driven, the internal pull-up resistor will pull this signal to the V<sub>IH</sub> level. When the  $\overline{CS}$  pin is driven low (V<sub>IL</sub>), the resistance becomes very large to reduce the device current consumption.

The high voltage capability of the  $\overline{\text{CS}}$  pin allows High Voltage commands. High Voltage commands allow the device's WiperLock Technology and write protect features to be enabled and disabled.

## 6.2 The SPI Modes

The SPI module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The mode is determined by the state of the SDI pin on the rising edge of the 1st clock bit (of the 8-bit byte).

#### 6.2.1 MODE 0,0

In **Mode 0,0**: SCK idle state = low ( $V_{IL}$ ), data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

#### 6.2.2 MODE 1,1

In **Mode 1,1**: SCK idle state = high  $(V_{IH})$ , data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

## 6.3 SPI Waveforms

Figure 6-3 through Figure 6-8 show the different SPI command waveforms. Figure 6-3 and Figure 6-4 are read and write commands. Figure 6-5 and Figure 6-6 are read commands when the SDI and SDO pins are multiplexed on the same pin (SDI/SDO). Figure 6-7 and Figure 6-8 are increment and decrement commands. The high voltage increment and decrement commands are used to enable and disable WiperLock Technology and Write Protect.




FIGURE 6-3: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 1,1).







FIGURE 6-4: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 0,0).




**FIGURE 6-5:** 16-Bit Read Command for Devices with SDI/SDO multiplexed - SPI Waveform (Mode 1,1).



*FIGURE 6-6:* 16-Bit Read Command for Devices with SDI/SDO multiplexed - SPI Waveform (Mode 0,0).



**FIGURE 6-7:** 8-Bit Commands (Increment, Decrement, Modify Write Protect or WiperLock Technology) - SPI Waveform with PIC MCU (Mode 1,1).



**FIGURE 6-8:** 8-Bit Commands (Increment, Decrement, Modify Write Protect or WiperLock Technology) - SPI Waveform with PIC MCU (Mode 0,0).

## 7.0 DEVICE COMMANDS

The MCP4XXX's SPI command format supports 16 memory address locations and four commands. Each command has two modes. These are:

- Normal Serial Commands
- High-Voltage Serial Commands

Normal serial commands are those where the CS pin is driven to  $V_{IL}$ . With High-Voltage Serial Commands, the CS pin is driven to  $V_{IHH}$ . In each mode, there are four possible commands. These commands are shown in Table 7-1.

The 8-bit commands (**Increment Wiper** and **Decrement Wiper** commands) contain a Command Byte, see Figure 7-1, while 16-bit commands (**Read Data** and **Write Data** commands) contain a Command Byte and a Data Byte. The Command Byte contains two data bits, see Figure 7-1.

Table 7-2 shows the supported commands for each memory location and the corresponding values on the SDI and SDO pins.

 
 Table 7-3 shows an overview of all the SPI commands and their interaction with other device features.

## 7.1 Command Byte

The Command Byte has three fields, the Address, the Command, and 2 Data bits, see Figure 7-1. Currently only one of the data bits is defined (D8). This is for the Write command.

The device memory is accessed when the master sends a proper Command Byte to select the desired operation. The memory location getting accessed is contained in the Command Byte's AD3:AD0 bits. The action desired is contained in the Command Byte's C1:C0 bits, see Table 7-1. C1:C0 determines if the desired memory location will be read, written, Incremented (wiper setting +1) or Decremented (wiper setting -1). The Increment and Decrement commands are only valid on the volatile wiper registers, and in High Voltage commands to enable/disable WiperLock Technology and Software Write Protect.

As the Command Byte is being loaded into the device (on the SDI pin), the device's SDO pin is driving. The SDO pin will output high bits for the first six bits of that command. On the 7th bit, the SDO pin will output the CMDERR bit state (see **Section 7.3 "Error Condition**"). The 8th bit state depends on the the command selected.

TABLE 7-1:COMMAND BIT OVERVIEW

C1:C0 Bit States	Command	# of Bits	Operates on Volatile/ Non-Volatile memory	
11	Read Data	16-Bits	Both	
00	Write Data	16-Bits	Both	
01	Increment (1)	8-Bits	Volatile Only	
10	Decrement (1)	8-Bits	Volatile Only	

Note 1: High Voltage Increment and Decrement commands on select non-volatile memory locations enable/disable WiperLock Technology and the software Write Protect feature.






TABLE 7-2:	MEMORY MAP AND THE SUPPORTED COMMANDS

Address		Commond	Data	SPI String (Binary)		
Value	Function	- Command	(10-bits) <sup>(1)</sup>	MOSI (SDI pin)	MISO (SDO pin) <sup>(2)</sup>	
00h	Volatile Wiper 0	Write Data	nn nnnn nnnn	0000 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	0000 11nn nnnn nnnn	1111 111n nnnn nnnn	
		Increment Wiper	_	0000 0100	1111 1111	
		Decrement Wiper	_	0000 1000	1111 1111	
01h	Volatile Wiper 1	Write Data	nn nnnn nnnn	0001 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	0001 11nn nnnn nnnn	1111 111n nnnn nnnn	
		Increment Wiper	—	0001 0100	1111 1111	
		Decrement Wiper	—	0001 1000	1111 1111	
02h	NV Wiper 0	Write Data	nn nnnn nnnn	0010 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	0010 11nn nnnn nnnn	1111 111n nnnn nnnn	
		HV Inc. (WL0 DIS) (3)	—	0010 0100	1111 1111	
		HV Dec. (WL0 EN) <sup>(4)</sup>	—	0010 1000	1111 1111	
03h	NV Wiper 1	Write Data	nn nnnn nnnn	0011 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	0011 11nn nnnn nnnn	1111 111n nnnn nnnn	
		HV Inc. (WL1 DIS) (3)	—	0011 0100	1111 1111	
		HV Dec. (WL1 EN) <sup>(4)</sup>	—	0011 1000	1111 1111	
04h <sup>(5)</sup>	Volatile	Write Data	nn nnnn nnnn	0100 00nn nnnn nnnn	1111 1111 1111 1111	
	TCON Register	Read Data	nn nnnn nnnn	0100 11nn nnnn nnnn	1111 111n nnnn nnnn	
05h <sup>(5)</sup>	Status Register	Read Data	nn nnnn nnnn	0101 11nn nnnn nnnn	1111 111n nnnn nnnn	
06h <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	0110 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	0110 11nn nnnn nnnn	1111 111n nnnn nnnn	
07h <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	0111 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	0111 11nn nnnn nnnn	1111 111n nnnn nnnn	
08h <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1000 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1000 11nn nnnn nnnn	1111 111n nnnn nnnn	
09h <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1001 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1001 11nn nnnn nnnn	1111 111n nnnn nnnn	
0Ah <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1010 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1010 11nn nnnn nnnn	1111 111n nnnn nnnn	
0Bh <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1011 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1011 11nn nnnn nnnn	1111 111n nnnn nnnn	
0Ch <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1100 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1100 11nn nnnn nnnn	1111 111n nnnn nnnn	
0Dh <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1101 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1101 11nn nnnn nnnn	1111 111n nnnn nnnn	
0Eh <sup>(5)</sup>	Data EEPROM	Write Data	nn nnnn nnnn	1110 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1110 11nn nnnn nnnn	1111 111n nnnn nnnn	
0Fh	Data EEPROM	Write Data	nn nnnn nnnn	1111 00nn nnnn nnnn	1111 1111 1111 1111	
		Read Data	nn nnnn nnnn	1111 11nn nnnn nnnn	1111 111n nnnn nnnn	
		HV Inc. (WP DIS) (3)	—	1111 0100	1111 1111	
		HV Dec. (WP EN) (4)	_	1111 1000	1111 1111	

Note 1: The Data Memory is only 9-bits wide, so the MSb is ignored by the device.

2: All these Address/Command combinations are valid, so the CMDERR bit is set. Any other Address/Command combination is a command error state and the CMDERR bit will be clear.

3: Disables WiperLock Technology for wiper 0 or wiper 1, or disables Write Protect.

4: Enables WiperLock Technology for wiper 0 or wiper 1, or enables Write Protect.

5: Reserved addresses: Increment or Decrement commands are invalid for these addresses.

## 7.2 Data Byte

Only the Read Command and the Write Command use the Data Byte, see Figure 7-1. These commands concatenate the 8-bits of the Data Byte with the one data bit (D8) contained in the Command Byte to form 9-bits of data (D8:D0). The Command Byte format supports up to 9-bits of data so that the 8-bit resistor network can be set to Full Scale (100h or greater). This allows wiper connections to Terminal A and to Terminal B.

The D9 bit is currently unused, and corresponds to the position on the SDO data of the CMDERR bit.

## 7.3 Error Condition

The CMDERR bit indicates if the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination (see Table 4-1). The CMDERR bit is high if the combination is valid and low if the combination is invalid.

The command error bit will also be low if a write to a Non-Volatile Address has been specified and another SPI command occurs before the  $\overline{CS}$  pin is driven inactive (V<sub>IH</sub>).

SPI commands that do not have a multiple of 8 clocks are ignored.

Once an error condition has occurred, any following commands are ignored. All following SDO bits will be low until the CMDERR condition is cleared by forcing the  $\overline{CS}$  pin to the inactive state (V<sub>IH</sub>).

### 7.3.1 ABORTING A TRANSMISSION

All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks have been received. Some commands also require the  $\overline{CS}$  pin to be forced inactive (V<sub>IH</sub>). If the  $\overline{CS}$  pin is forced to the inactive state (V<sub>IH</sub>) the serial interface is reset. Partial commands are not executed.

SPI is more susceptible to noise than other bus protocols. The most likely case is that this noise corrupts the value of the data being clocked into the MCP4XXX or the SCK pin is injected with extra clock pulses. This may cause data to be corrupted in the device, or a command error to occur, since the address and command bits were not a valid combination. The extra SCK pulse will also cause the SPI data (SDI) and clock (SCK) to be out of sync. Forcing the CS pin to the inactive state (V<sub>IH</sub>) resets the serial interface. The SPI interface will ignore activity on the SDI and SCK pins until the CS pin transition to the active state is detected (V<sub>IH</sub> to V<sub>IL</sub> or V<sub>IH</sub> to V<sub>IH</sub>).

Note 1:	When data is not being received by the $\underline{MCP4XXX}$ , It is recommended that the $\overline{CS}$ pin be forced to the inactive level (V <sub>IL</sub> )
2:	It is also recommended that long continu- ous command strings should be broken down into single commands or shorter continuous command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI commands.

## 7.4 Continuous Commands

The device supports th<u>e</u> ability to execute commands continuously. While the  $\overline{CS}$  pin is in the active state (V<sub>IL</sub> or V<sub>IHH</sub>). Any sequence of valid commands may be received.

The following example is a valid sequence of events:

- 1.  $\overline{\text{CS}}$  pin driven active (V<sub>IL</sub> or V<sub>IHH</sub>).
- 2. Read Command.
- 3. Increment Command (Wiper 0).
- 4. Increment Command (Wiper 0).
- 5. Decrement Command (Wiper 1).
- 6. Write Command (Volatile memory).
- 7. Write Command (Non-Volatile memory).
- 8.  $\overline{\text{CS}}$  pin driven inactive (V<sub>IH</sub>).

### TABLE 7-3: COMMANDS

#### Note 1: It is recommended that while the CS pin is active, only one type of command should be issued. When changing commands, it is recommended to take the CS pin inactive then force it back to the active state.

2: It is also recommended that long command strings should be broken down into shorter command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI command string.

Command Name	# of Bits	Writes Value in EEPROM	Operates on Volatile/ Non-Volatile memory	High Voltage ( <u>V<sub>ШН</sub>)</u> on CS pin?	Impact on WiperLock or Write Protect	Works when Wiper is "locked"?
Write Data	16-Bits	Yes (1)	Both	—	unlocked <sup>(1)</sup>	No
Read Data	16-Bits	_	Both	—	unlocked <sup>(1)</sup>	No
Increment Wiper	8-Bits	—	Volatile Only	_	unlocked <sup>(1)</sup>	No
Decrement Wiper	8-Bits	—	Volatile Only	—	unlocked <sup>(1)</sup>	No
High Voltage Write Data	16-Bits	Yes	Both	Yes	unchanged	No
High Voltage Read Data	16-Bits	—	Both	Yes	unchanged	Yes
High Voltage Increment Wiper	8-Bits	—	Volatile Only	Yes	unchanged	No
High Voltage Decrement Wiper	8-Bits	_	Volatile Only	Yes	unchanged	No
Modify Write Protect or Wiper- Lock Technology (High Voltage) - Enable	8-Bits	(2)	Non-Volatile Only <sup>(2)</sup>	Yes	locked/ protected (2)	Yes
Modify Write Protect or Wiper- Lock Technology (High Voltage) - Disable	8-Bits	(3)	Non-Volatile Only <sup>(3)</sup>	Yes	unlocked/ unprotected (3)	Yes

Note 1: This command will only complete if wiper is "unlocked" (WiperLock Technology is Disabled).

**2:** If the command is executed using address 02h or 03h, then that corresponding wiper is locked or if with address 0Fh, then Write Protect is enabled.

**3:** If the command is executed using with address 02h or 03h, then that corresponding wiper is unlocked or if with address 0Fh, then Write Protect is disabled.

## 7.5 Write Data Normal and High Voltage

The Write command is a 16-bit command. The Write Command can be issued to both the Volatile and Non-Volatile memory locations. The format of the command is shown in Figure 7-2.

A Write command to a Volatile memory location changes that location after a properly formatted Write Command (16-clock) have been received.

A Write command to a Non-Volatile memory location will only start a write cycle after a properly formatted Write Command (16-clock) have been received and the  $\overline{CS}$  pin transitions to the inactive state (V<sub>IH</sub>).

Note:	Writes to certain memory locations will be
	dependant on the state of the WiperLock
	Technology bits and the Write Protect bit.

## 7.5.1 SINGLE WRITE TO VOLATILE MEMORY

The write operation requires that the  $\overline{CS}$  pin be in the active state (V<sub>IL</sub>or V<sub>IHH</sub>). Typically, the  $\overline{CS}$  pin will be in the inactive state (V<sub>IH</sub>) and is driven to the active state (V<sub>IL</sub>). The 16-bit Write Command (Command Byte and Data Byte) is then clocked in on the SCK and SDI pins. Once all 16 bits have been received, the specified volatile address is updated. A write will not occur if the write command isn't exactly 16 clocks pulses. This protects against system issues from corrupting the Non-Volatile memory locations.

Figure 6-3 and Figure 6-4 show possible waveforms for a single write.


# 7.5.2 SINGLE WRITE TO NON-VOLATILE MEMORY


The sequence to write to to a single non-volatile memory location is the same as a single write to volatile memory with the exception that after the  $\overline{CS}$  pin is driven inactive (V<sub>IH</sub>), the EEPROM write cycle (t<sub>WC</sub>) is started. A write cycle will not start if the write command isn't exactly 16 clocks pulses. This protects against system issues from corrupting the Non-Volatile memory locations.

After the  $\overline{CS}$  pin is driven inactive (V<sub>IH</sub>), the serial interface may immediately be re-enabled by driving the  $\overline{CS}$  pin to the active state (V<sub>IL</sub> or V<sub>IHH</sub>).

During an EEPROM write cycle, only serial commands to Volatile memory (addresses 00h, 01h, 04h, and 05h) are accepted. All other serial commands are ignored until the EEPROM write cycle  $(t_{wc})$  completes. This allows the Host Controller to operate on the Volatile Wiper registers and the TCON register, and to Read the Status Register. The EEWA bit in the Status register indicates the status of an EEPROM Write Cycle.

Once a write command to a Non-Volatile memory location has been received, NO other SPI commands should be received before the  $\overline{\text{CS}}$  pin transitions to the inactive state (V<sub>IH</sub>) or the current SPI command will have a Command Error (CMDERR) occur.





#### 7.5.3 CONTINUOUS WRITES TO VOLATILE MEMORY

Continuous writes are possible only when writing to the volatile memory registers (address 00h, 01h, and 04h).

Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

# 7.5.4 CONTINUOUS WRITES TO NON-VOLATILE MEMORY

Continuous writes to non-volatile memory are not allowed, and attempts to do so will result in a command error (CMDERR) condition.




FIGURE 7-3: Continuous Write Sequence (Volatile Memory only).

## 7.6 Read Data Normal and High Voltage

The Read command is a 16-bit command. The Read Command can be issued to both the Volatile and Non-Volatile memory locations. The format of the command is shown in Figure 7-4.

The first 6-bits of the Read command determine the address and the command. The 7th clock will output the CMDERR bit on the SDO pin. The remaining 9-clocks the device will transmit the 9 data bits (D8:D0) of the specified address (AD3:AD0).

Figure 7-4 shows the SDI and SDO information for a Read command.

During a write cycle (Write or High Voltage Write to a Non-Volatile memory location) the Read command can only read the Volatile memory locations. By reading the Status Register (04h), the Host Controller can determine when the write cycle has completed (via the state of the EEWA bit).

## 7.6.1 SINGLE READ

The read operation requires that the  $\overline{CS}$  pin be in the active state (V<sub>IL</sub>or V<sub>IHH</sub>). Typically, the  $\overline{CS}$  pin will be in the inactive state (V<sub>I</sub>) and is driven to the active state (V<sub>IL</sub>or V<sub>IHH</sub>). The 16-bit Read Command (Command Byte and Data Byte) is then clocked in on the SCK and SDI pins. The SDO pin starts driving data on the 7th bit (CMDERR bit) and the addressed data comes out on the 8th through 16th clocks. Figure 6-3 through Figure 6-6 show possible waveforms for a single read.

Figure 6-5 and Figure 6-6 show the single read waveforms when the SDI and SDO signals are multiplexed on the same pin. For additional information on the multiplexing of these signals, refer to **Section 6.1.3 "SDI/SDO"**.




FIGURE 7-4: Read C

Read Command - SDI and SDO States.

## 7.6.2 CONTINUOUS READS

Continuous reads allows the devices memory to be read quickly. Continuous reads are possible to all memory locations. If a non-volatile memory write cycle is occurring, then Read commands may only access the volatile memory locations. Figure 7-5 shows the sequence for three continuous reads. The reads do not need to be to the same memory address.




FIGURE 7-5: Continuous Read Sequence.

### 7.7 Increment Wiper Normal and High Voltage

The Increment Command is an 8-bit command. The Increment Command can only be issued to volatile memory locations. The format of the command is shown in Figure 7-6.

An Increment Command to the volatile memory location changes that location after a properly formatted command (8-clocks) have been received.

Increment commands provide a quick and easy method to modify the value of the volatile wiper location by +1 with minimal overhead.




FIGURE 7-6: Increment Command - SDI and SDO States.

Note:	Table 7-2 shows the valid addresses for
	the Increment Wiper command. Other
	addresses are invalid.

## 7.7.1 SINGLE INCREMENT

Typically, the  $\overline{CS}$  pin starts at the inactive state (V<sub>IH</sub>), but may be already be in the active state due to the completion of another command.

Figure 6-7 through Figure 6-8 show possible waveforms for a single increment. The increment operation requires that the  $\overline{CS}$  pin be in the active state (V<sub>IL</sub>or V<sub>IHH</sub>). Typically, the  $\overline{CS}$  pin will be in the inactive state (V<sub>IL</sub>or V<sub>IHH</sub>) and is driven to the active state (V<sub>IL</sub>or V<sub>IHH</sub>). The 8-bit Increment Command (Command Byte) is then clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.

The wiper value will increment up to 100h on 8-bit devices and 80h on 7-bit devices. After the wiper value has reached Full Scale (8-bit =100h, 7-bit =80h), the wiper value will not be incremented further. If the Wiper register has a value between 101h and 1FFh, the Increment command is disabled. See Table 7-4 for additional information on the Increment Command versus the current volatile wiper value.

The Increment operations only require the Increment command byte while the  $\overline{CS}$  pin is active (V<sub>IL</sub>or V<sub>IHH</sub>) for a single increment.

After the wiper is incremented to the desired position, the  $\overline{CS}$  pin should be forced to  $V_{IH}$  to ensure that unexpected transitions on the SCK pin <u>do</u> not cause the wiper setting to change. Driving the  $\overline{CS}$  pin to  $V_{IH}$  should occur as soon as possible (within device specifications) after the last desired increment occurs.

TABLE 7-4:	<b>INCREMENT OPERATION VS.</b>
	VOLATILE WIPER VALUE

	t Wiper ting	Wiper (W)	Increment Command
7-bit Pot	8-bit Pot	Properties	Operates?
3FFh	3FFh	Reserved	No
081h	101h	(Full-Scale (W = A))	
080h	100h	Full-Scale (W = A)	No
07Fh	0FFh	W = N	
041h	081		
040h	080h	W = N (Mid-Scale)	Yes
03Fh	07Fh	W = N	
001h	001		
000h	000h	Zero Scale (W = B)	Yes

## 7.7.2 CONTINUOUS INCREMENTS

Continuous Increments are possible only when writing to the volatile memory registers (address 00h, and 01h).

Figure 7-7 shows a Continuous Increment sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

When executing an continuous Increment commands, the selected wiper will be altered from n to n+1 for each Increment command received. The wiper value will increment up to 100h on 8-bit devices and 80h on 7-bit devices. After the wiper value has reached Full-Scale (8-bit =100h, 7-bit =80h), the wiper value will not be incremented further. If the Wiper register has a value between 101h and 1FFh, the Increment command is disabled.

Increment commands can be sent repeatedly without raising CS until a desired condition is met. The value in the Volatile Wiper register can be read using a Read Command and written to the corresponding Non-Volatile Wiper EEPROM using a Write Command.

When executing a continuous command string, The Increment command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).

After the wiper is incremented to the desired position, the  $\overline{CS}$  pin should be forced to  $V_{IH}$  to ensure that unexpected transitions (on the SCK pin <u>do</u> not cause the wiper setting to change). Driving the  $\overline{CS}$  pin to  $V_{IH}$  should occur as soon as possible (within device specifications) after the last desired increment occurs.




FIGURE 7-7: Continuous Increment Command - SDI and SDO States.

### 7.8 Decrement Wiper Normal and High Voltage

The Decrement Command is an 8-bit command. The Decrement Command can only be issued to volatile memory locations. The format of the command is shown in Figure 7-6.

An Decrement Command to the volatile memory location changes that location after a properly formatted command (8-clocks) have been received.

Decrement commands provide a quick and easy method to modify the value of the volatile wiper location by -1 with minimal overhead.




FIGURE 7-8: Decrement Command - SDI and SDO States.

Note:	Table 7-2 shows the valid addresses for
	the Decrement Wiper command. Other
	addresses are invalid.

## 7.8.1 SINGLE DECREMENT

Typically the  $\overline{\text{CS}}$  pin starts at the inactive state (V<sub>IH</sub>), but may be already be in the active state due to the completion of another command.

Figure 6-7 through Figure 6-8 show possible waveforms for a single Decrement. The decrement operation requires that the  $\overline{CS}$  pin be in the active state (V<sub>IL</sub> or V<sub>IHH</sub>). Typically the  $\overline{CS}$  pin will be in the inactive state (V<sub>IL</sub> or V<sub>IHH</sub>) and is driven to the active state (V<sub>IL</sub> or V<sub>IHH</sub>). Then the 8-bit Decrement Command (Command Byte) is clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.

The wiper value will decrement from the wipers Full Scale value (100h on 8-bit devices and 80h on 7-bit devices). Above the wipers Full Scale value (8-bit =101h to 1FFh, 7-bit = 81h to FFh), the decrement command is disabled. If the Wiper register has a Zero Scale value (000h), then the wiper value will not decrement. See Table 7-4 for additional information on the Decrement Command vs. the current volatile wiper value.

The Decrement commands only require the Decrement command byte, while the  $\overline{CS}$  pin is active (V<sub>IL</sub>or V<sub>IHH</sub>) for a single decrement.

After the wiper is decremented to the desired position, the  $\overline{CS}$  pin should be forced to V<sub>IH</sub> to ensure that unexpected transitions on the SCK pin <u>do</u> not cause the wiper setting to change. Driving the  $\overline{CS}$  pin to V<sub>IH</sub> should occur as soon as possible (within device specifications) after the last desired decrement occurs.

<b>TABLE 7-5</b> :	DECREMENT OPERATION VS.
	VOLATILE WIPER VALUE

	t Wiper ting	Wiper (W)	Decrement Command				
7-bit Pot	8-bit Pot	Properties	Operates?				
3FFh	3FFh	Reserved	No				
081h	101h	(Full-Scale (W = A))					
080h	100h	Full-Scale (W = A)	Yes				
07Fh	0FFh	W = N					
041h	081						
040h	080h	W = N (Mid-Scale)	Yes				
03Fh	07Fh	W = N					
001h	001						
000h	000h	Zero Scale (W = B)	No				

## 7.8.2 CONTINUOUS DECREMENTS

Continuous Decrements are possible only when writing to the volatile memory registers (address 00h, 01h, and 04h).

Figure 7-9 shows a continuous Decrement sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

When executing an continuous Decrement commands, the selected wiper will be altered from n to n-1 for each Decrement command received. The wiper value will decrement from the wipers Full Scale value (100h on 8-bit devices and 80h on 7-bit devices). Above the wipers Full-Scale value (8-bit =101h to 1FFh, 7-bit = 81h to FFh), the decrement command is disabled. If the Wiper register has a Zero Scale value (000h), then the wiper value will not decrement. See Table 7-4 for additional information on the Decrement Command vs. the current volatile wiper value.

Decrement commands can be sent repeatedly without raising  $\overline{CS}$  until a desired condition is met. The value in the Volatile Wiper register can be read using a Read Command and written to the corresponding Non-Volatile Wiper EEPROM using a Write Command.

When executing a continuous command string, The Decrement command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).

After the wiper is decremented to the desired position, the  $\overline{CS}$  pin should be forced to  $V_{IH}$  to ensure that "unexpected" transitions (on the SCK pin do not cause the wiper setting to change). Driving the  $\overline{CS}$  pin to  $V_{IH}$  should occur as soon as possible (within device specifications) after the last desired decrement occurs.

	COMMAND BYTE						COMMAND BYTE				COMMAND BYTE														
(DECR COMMAND (n-1)) (DECR COMMAND (n-1)) (DECR COMMAND (n-1))											N														
SDI	A D 3	A D 2	A D 1	A D 0	1	0	Х	Х	A D 3	A D 2	A D 1	A D 0	1	0	Х	Х	A D 3	A D 2	A D 1	A D 0	1	0	X	Х	
-	1	1	1	1	1	1	1*	1	1	1	1	1	1	1	1*	1	1	1	1	1	1	1	1*	1	Note 1, 2
SDO	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Note 3, 4
000	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	Note 3, 4
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	Note 3, 4
	<ul> <li>Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) 0h and 1h.</li> <li>2: Valid Address/Command combination.</li> <li>3: Invalid Address/Command combination.</li> <li>4: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR</li> </ul>																								
																		stat							

FIGURE 7-9:

Continuous Decrement Command - SDI and SDO States.

### 7.9 Modify Write Protect or WiperLock Technology (High Voltage) Enable and Disable

This command is a special case of the High Voltage **Decrement Wiper** and High Voltage **Increment Wiper** commands to the non-volatile memory locations 02h, 03h, and 0Fh. This command is used to enable or disable either the software Write Protect, wiper 0 WiperLock Technology, or wiper 1 WiperLock Technology. Table 7-6 shows the memory addresses, the High Voltage command and the result of those commands on the non-volatile WP, WL0, 0r WL1 bits. The format of the command is shown in Figure 7-8 (Enable) or Figure 7-6 (Disable).

#### 7.9.1 SINGLE ENABLE WRITE PROTECT OR WIPERLOCK TECHNOLOGY (HIGH VOLTAGE)

Figure 6-7 through Figure 6-8 show possible waveforms for a single Modify Write Protect or WiperLock Technology command.

A Modify Write Protect or WiperLock Technology Command will only start an EEPROM write cycle ( $t_{wc}$ ) after a properly formatted Command (8-clocks) has been received and the  $\overline{CS}$  pin transitions to the inactive state ( $V_{IH}$ ).

After the  $\overline{CS}$  pin is driven inactive (V<sub>IH</sub>), the serial interface may immediately be re-enabled by driving the  $\overline{CS}$  pin to the active state (V<sub>IL</sub> or V<sub>IHH</sub>).

During an EEPROM write cycle, only serial commands to Volatile memory (addresses 00h, 01h, 04h, and 05h) are accepted. All other serial commands are ignored until the EEPROM write cycle ( $t_{wc}$ ) completes. This allows the Host Controller to operate on the Volatile Wiper registers and the TCON register, and to Read the Status Register. The EEWA bit in the Status register indicates the status of an EEPROM Write Cycle.

#### TABLE 7-6: ADDRESS MAP TO MODIFY WRITE PROTECT AND WIPERLOCK TECHNOLOGY

Memory	Command's and Result								
Address	High Voltage Decrement Wiper	High Voltage Increment Wiper							
00h	Wiper 0 register is decremented	Wiper 0 register is incremented							
01h	Wiper 1 register is decremented	Wiper 1 register is incremented							
02h	WL0 is enabled	WL0 is disabled							
03h	WL1 is enabled	WL1 is disabled							
04h <sup>(1)</sup>	TCON register not changed, CMDERR bit is set	TCON register not changed, CMDERR bit is set							
05h - 0Eh <sup>(1)</sup>	Reserved	Reserved							
0Fh	WP is enabled	WP is disabled							

Note 1: Reserved addresses: Increment or Decrement commands are invalid for these addresses.

NOTES:

## 8.0 APPLICATIONS EXAMPLES

Non-volatile digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming. The MCP414X/416X/424X/426X devices can be used to replace the common mechanical trim pot in applications where the operating and terminal voltages are within CMOS process limitations ( $V_{DD} = 2.7V$  to 5.5V).

## 8.1 Split Rail Applications

All inputs that would be used to interface to a Host Controller support High Voltage on their input pin. This allows the MCP4XXX device to be used in split power rail applications.

An example of this is a battery application where the  $PIC^{\mathbb{R}}$  MCU is directly powered by the battery supply (4.8V) and the MCP4XXX device is powered by the 3.3V regulated voltage.

For SPI applications, these inputs are:

- <u>CS</u>
- SCK
- SDI (or SDI/SDO)
- WP
- SHDN

Figure 8-1 through Figure 8-2 show three example split rail systems. In this system, the MCP4XXX interface input signals need to be able to support the PIC MCU output high voltage ( $V_{OH}$ ).

In Example #1 (Figure 8-1), the MCP4XXX interface input signals need to be able to support the PIC MCU output high voltage (V<sub>OH</sub>). If the split rail voltage delta becomes too large, then the customer may be required to do some level shifting due to MCP4XXX V<sub>OH</sub> levels related to Host Controller V<sub>IH</sub> levels.

In Example #2 (Figure 8-2), the MCP4XXX interface input signals need to be able to support the lower voltage of the PIC MCU output high voltage level ( $V_{OH}$ ).

Table 8-1 shows an example PIC microcontroller I/O voltage specifications and the MCP4XXX specifications. So this PIC MCU operating at 3.3V will drive a V<sub>OH</sub> at 2.64V, and for the MCP4XXX operating at 5.5V, the V<sub>IH</sub> is 2.47V. Therefore, the interface signals meet specifications.




FIGURE 8-1: Example Split Rail System 1.




FIGURE 8-2: Example Split Rail System 2.

TABLE 8-1:	V <sub>OH</sub> - V <sub>IH</sub> COMPARISONS
------------	---

	PIC <sup>(1)</sup>		М	CP4XX)	Comment		
$V_{DD}$	VIH	V <sub>OH</sub>	$V_{\text{DD}}$	VIH	V <sub>OH</sub>	Comment	
5.5	4.4	4.4	2.7	1.215	_ (3)		
5.0	4.0	4.0	3.0	1.35	(3)		
4.5	3.6	3.6	3.3	1.485	(3)		
3.3	2.64	2.64	4.5	2.025	_ (3)		
3.0	2.4	2.4	5.0	2.25	(3)		
2.7	2.16	2.16	5.5	2.475	(3)		


Note 1:  $V_{OH}$  minimum = 0.8 \*  $V_{DD}$ ;  $V_{OL}$  maximum = 0.6V  $V_{IH}$  minimum = 0.8 \*  $V_{DD}$ ;  $V_{IL}$  maximum = 0.2 \*  $V_{DD}$ ;


- 2:  $V_{OH}$  minimum (SDA only) =;  $V_{OL}$  maximum = 0.2 \*  $V_{DD}$   $V_{IH}$  minimum = 0.45 \*  $V_{DD}$ ;  $V_{IL}$  maximum = 0.2 \*  $V_{DD}$
- **3:** The only MCP4XXX output pin is SDO, which is Open-Drain (or Open-Drain with Internal Pull-up) with High Voltage Support

## 8.2 Techniques to force the CS pin to V<sub>IHH</sub>

The circuit in Figure 8-3 shows a method using the TC1240A doubling charge pump. When the SHDN pin is high, the TC1240A is off, and the level on the  $\overline{\text{CS}}$  pin is controlled by the PIC® microcontrollers (MCUs) IO2 pin.

When the SHDN pin is low, the TC1240A is on and the V<sub>OUT</sub> voltage is 2 \* V<sub>DD</sub>. The resistor R<sub>1</sub> allows the  $\overline{CS}$  pin to go higher than the voltage such that the PIC MCU's IO2 pin "clamps" at approximately V<sub>DD</sub>.





The circuit in Figure 8-4 shows the method used on the MCP402X Non-volatile Digital Potentiometer Evaluation Board (Part Number: MCP402XEV). This method requires that the system voltage be approximately 5V. This ensures that when the PIC10F206 enters a brown-out condition, there is an insufficient voltage level on the  $\overline{CS}$  pin to change the stored value of the wiper. The MCP402X Non-volatile Digital Potentiometer Evaluation Board User's Guide (DS51546) contains a complete schematic.

GP0 is a general purpose I/O pin, while GP2 can either be a general purpose I/O pin or it can output the internal clock.

For the serial commands, configure the GP2 pin as an input (high impedance). The output state of the GP0 pin will determine the voltage on the  $\overline{CS}$  pin (V<sub>IL</sub> or V<sub>IH</sub>).

For high-voltage serial commands, force the GP0 output pin to output a high level ( $V_{OH}$ ) and configure the GP2 pin to output the internal clock. This will form a charge pump and increase the voltage on the  $\overline{CS}$  pin (when the system voltage is approximately 5V).





FIGURE 8-4:MCP4XXX Non-volatileDigital Potentiometer Evaluation Board(MCP402XEV) implementation to generate the $V_{IHH}$  voltage.

## 8.3 Using Shutdown Modes

Figure 8-5 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the Bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the  $R_{BW}$  rheostat value to the Common B. Disconnecting Terminal B modifies the transistor input by the  $R_{AW}$  rheostat value to the Common A. The Common A and Common B connections could be connected to  $V_{DD}$  and  $V_{SS}$ .



**FIGURE 8-5:** Example Application Circuit using Terminal Disconnects.

### 8.4 Design Considerations

In the design of a system with the MCP4XXX devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations

#### 8.4.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-6 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1  $\mu F.$  This capacitor should be placed as close (within 4 mm) to the device power pin (V\_{DD}) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies,  $V_{DD}$  and  $V_{SS}$  should reside on the analog plane.




FIGURE 8-6: Connections.

Typical Microcontroller

## 8.4.2 LAYOUT CONSIDERATIONS

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP4XXX's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

If low noise is desired, breadboards and wire-wrapped boards are not recommended.

## 8.4.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (Tempco) are shown in Figure 2-8, Figure 2-19, Figure 2-29, and Figure 2-39.

These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end to end change is  $R_{AB}$  resistance.

### 8.4.4 HIGH VOLTAGE TOLERANT PINS

High Voltage support (V $_{\rm IHH}$ ) on the Serial Interface pins supports two features. These are:

- In-Circuit Accommodation of split rail applications and power supply sync issues
- User configuration of the Non-Volatile EEPROM, Write Protect, and WiperLock feature

Note: In many applications, the High Voltage will only be present at the manufacturing stage so as to "lock" the Non-Volatile wiper value (after calibration) and the contents of the EEPROM. This ensures that the since High Voltage is not present under normal operating conditions, that these values can not be modified.

NOTES:

## 9.0 DEVELOPMENT SUPPORT

## 9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP4XXX devices. The currently available tools are shown in Table 9-1.

These boards may be purchased directly from the Microchip web site at www.microchip.com.

### TABLE 9-1: DEVELOPMENT TOOLS

## 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 shows some of these documents.

Board Name	Part #	Supported Devices
MCP42XX Digital Potentiometer PICtail Plus Demo Board	MCP42XXDM-PTPLS	MCP42XX
MCP4XXX Digital Potentiometer Daughter Board <sup>(1)</sup>	MCP4XXXDM-DB	MCP42XXX, MCP42XX, MCP4021, and MCP4011
8-pin SOIC/MSOP/TSSOP/DIP Evaluation Board	SOIC8EV	Any 8-pin device in DIP, SOIC, MSOP, or TSSOP package
14-pin SOIC/MSOP/DIP Evaluation Board	SOIC14EV	Any 14-pin device in DIP, SOIC, or MSOP package

Note 1: Requires the use of a PICDEM Demo board (see User's Guide for details)

## TABLE 9-2: TECHNICAL DOCUMENTATION

Application Note Number	Title	Literature #
AN1080	Understanding Digital Potentiometers Resistor Variations	DS01080
AN737	Using Digital Potentiometers to Design Low Pass Adjustable Filters	DS00737
AN692	Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect	DS00692
AN691	Optimizing the Digital Potentiometer in Precision Circuits	DS00691
AN219	Comparing Digital Potentiometers to Mechanical Potentiometers	DS00219
_	Digital Potentiometer Design Guide	DS22017
—	Signal Chain Design Guide	DS21825

NOTES:

## **10.0 PACKAGING INFORMATION**

## **10.1** Package Marking Information

8-Le	ead DFN (3	x3)
0	XXXX XYWW NNN	

ເວ) 1	Part Number	Code	Part Number	Code
	MCP4141-502E/MF	DAAJ	MCP4142-502E/MF	DABC
	MCP4141-103E/MF	DAAK	MCP4142-103E/MF	DABD
	MCP4141-104E/MF	DAAM	MCP4142-104E/MF	DABF
l	MCP4141-503E/MF	DAAL	MCP4142-503E/MF	DABE
	MCP4161-502E/MF	DAAT	MCP4162-502E/MF	DABG
	MCP4161-103E/MF	DAAU	MCP4162-103E/MF	DABH
	MCP4161-104E/MF	DAAW	MCP4162-104E/MF	DABK
	MCP4161-503E/MF	DAAV	MCP4162-503E/MF	DABJ

Example:

DAAJ E816 0 256	

8-Lead MSOP



Part Number	Code	Part Number	Code
MCP4141-502E/MS	414152	MCP4142-502E/MS	414252
MCP4141-103E/MS	414113	MCP4142-103E/MS	414213
MCP4141-104E/MS	414114	MCP4142-104E/MS	414214
MCP4141-503E/MS	414153	MCP4142-503E/MS	414253
MCP4161-502E/MS	416152	MCP4162-502E/MS	416252
MCP4161-103E/MS	416113	MCP4162-103E/MS	416213
MCP4161-104E/MS	416114	MCP4162-104E/MS	416214
MCP4161-503E/MS	416153	MCP4162-503E/MS	416253

_	-	
	414152	
	816256	
		_


Example

Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


#### 8-Lead PDIP



8-Lead SOIC



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

## **Package Marking Information (Continued)**

10-Lead DFN (3x3)

XXXX YYWW NNN

Part Number	Code	Part Number	Code
MCP4242-502E/MF	BAEM	MCP4262-502E/MF	BAEW
MCP4242-103E/MF	BAEP	MCP4262-103E/MF	BAEX
MCP4242-104E/MF	BAER	MCP4262-104E/MF	BAEZ
MCP4242-503E/MF	BAEQ	MCP4262-503E/MF	BAEY

Example:

	BAEH 0816 256
0	230


10-Lead MSOP

0


Example

423252

816256



Example




Code

426252


426213

426214 426253


Example



Example



Example




14-Lead PDIP

14-Lead SOIC (.150")



14-Lead TSSOP




16-Lead QFN (4x4)



## 8-Lead Plastic Dual Flat, No Lead Package (MF) – 3x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	MIN	NOM	MAX	
Number of Pins	N	8		
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Width	E2	0.00	-	1.60
Overall Width	E	3.00 BSC		
Exposed Pad Length	D2	0.00	-	2.40
Contact Width	act Width b 0.25 0.30		0.35	
Contact Length	L	0.20	0.30	0.55
Contact-to-Exposed Pad	К	0.20 – –		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-062B

## 8-Lead Plastic Dual Flat, No Lead Package (MF) – 3x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## **RECOMMENDED LAND PATTERN**

	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2	2.40		
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1	3.10		
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062A

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX		
Number of Pins	Ν		8			
Pitch	е		0.65 BSC			
Overall Height	А	_	-	1.10		
Molded Package Thickness	A2	0.75	0.85	0.95		
Standoff	A1	0.00	-	0.15		
Overall Width	Е	4.90 BSC				
Molded Package Width	E1	3.00 BSC				
Overall Length	D	3.00 BSC				
Foot Length	L	0.40	0.60	0.80		
Footprint	L1	0.95 REF				
Foot Angle	φ	0°	_	8°		
Lead Thickness	С	0.08	_	0.23		
Lead Width	b	0.22	_	0.40		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

## 8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	8			
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	_	
Shoulder to Shoulder Width	Е	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits		NOM	MAX	
Number of Pins	N	8			
Pitch	е	1.27 BSC			
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		ILLIMETER:	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

#### 10-Lead Plastic Dual Flat, No Lead Package (MF) – 3x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		10	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D		3.00 BSC	
Exposed Pad Length	D2	2.20	2.35	2.48
Overall Width	Е		3.00 BSC	
Exposed Pad Width	E2	1.40	1.58	1.75
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-063B

#### 10-Lead Plastic Dual Flat, No Lead Package (MF) – 3x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

Units		Ν	<b><i>IILLIMETER</i></b>	S
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	-
Optional Center Pad Width	W2			2.48
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2063A

#### 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		10	
Pitch	е		0.50 BSC	
Overall Height	Α	—	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	_	0.15
Overall Width	Е	4.90 BSC		
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	с	0.08	-	0.23
Lead Width	b	0.15	_	0.33

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021B

#### 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	MIN NOM M	
Number of Pins	Ν		14	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

### 14-Lead Plastic Small Outline (SL) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units			MILLIMETERS	;
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	A	-	_	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units			s
Dimensior		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width	X			0.60
Contact Pad Length	Y			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

#### 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	
Number of Pins	Ν		14		
Pitch	е		0.65 BSC		
Overall Height	А	_	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	Е	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	-	0.30	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

#### 16-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		16	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.50	2.65	2.80
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.50	2.65	2.80
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

16-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	W2			2.50	
Optional Center Pad Length	T2			2.50	
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X28)	X1			0.35	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.30			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2127A

## APPENDIX A: REVISION HISTORY

#### **Revision B (December 2008)**

The following is the list of modifications:

- 1. Updated I<sub>PU</sub> specifications to specify test conditions and new limit.
- Updated DFN and QFN package in "Package Types (top view)", to include Exposed Thermal Pad samples (EP).
- 3. Added new descriptions in Section 3.0 "Pin Descriptions".
- 4. Added new Development Tool support item.
- 5. Updated Package Outline section.

#### **Revision A (August 2007)**

• Original Release of this Document.

# APPENDIX B: MIGRATING FROM THE MCP41XXX AND MCP42XXX DEVICES

This is intended to give an overview of some of the differences to be aware of when migrating from the MCP41XXX and MCP42XXX devices.

#### B.1 MCP41XXX to MCP41XX Differences

Here are some of the differences to be aware of:

- 1. SI pin is now SDI/SDO pin, and the contents of the device memory can be read
- 2. Need to address the Terminal Connect Feature (TCON register) of MCP41XX
- 3. MCP41XX supports software Shutdown mode
- 4. New 5 k $\Omega$  version
- 5. MCP41XX have 7-bit resolution options
- 6. MCP41XX are Non-Volatile
- 7. Alternate pinout versions (for Rheostat configuration)
- 8. Verify device's electrical specifications
- 9. Interface signals are now high voltage tolerant
- 10. Interface signals now have internal pull-up resistors

#### B.2 MCP42XXX to MCP42XX Differences

Here are some of the differences to be aware of:

- Hardware Reset (RS) pin replace by Hardware Write Protect (WP) pin
- 2. Daisy chaining of devices is no longer supported
- 3. SDO pin allows contents of device memory to be read
- 4. Need to address the Terminal Connect Feature (TCON register) of MCP42XX
- 5. MCP42XX supports software Shutdown mode
- $6. \quad \text{New 5 } \text{k}\Omega \text{ version}$
- 7. MCP42XX have 7-bit resolution options
- 8. MCP42XX are Non-Volatile
- 9. Alternate package/pinout versions (for Rheostat configuration)
- 10. Verify device's electrical specifications
- 11. Interface signals are now high voltage tolerant
- 12. Interface signals now have internal pull-up resistors

# MCP414X/416X/424X/426X

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NOX	<u>xx x /xx</u>	Examples:
	tance Temperature Package	<ul> <li>a) MCP4141-502E/XX: 5 kΩ, 8LD Device</li> <li>b) MCP4141T-502E/XX: 7/R, 5 kΩ, 8LD Device</li> <li>c) MCP4141-103E/XX: 10 kΩ, 8LD Device</li> <li>d) MCP4141T-103E/XX: T/R, 10 kΩ, 8LD Device</li> <li>e) MCP4141-503E/XX: 50 kΩ, 8LD Device</li> </ul>
Device	MCP4141: Single Non-Volatile 7-bit Potentiometer MCP4141T: Single Non-Volatile 7-bit Potentiometer (Tape and Reel)	<ul> <li>f) MCP4141T-503E/XX: T/R, 50 kΩ, 8LD Device</li> <li>g) MCP4141-104E/XX: 100 kΩ, 8LD Device</li> <li>h) MCP4141T-104E/XX: T/R, 100 kΩ, 8LD Device</li> </ul>
	MCP4142:       Single Non-Volatile 7-bit Rheostat         MCP4142T:       Single Non-Volatile 7-bit Rheostat         MCP4161:       Single Non-Volatile 8-bit Potentiometer         MCP4161:       Single Non-Volatile 8-bit Potentiometer         MCP4161:       Single Non-Volatile 8-bit Potentiometer         MCP4162:       Single Non-Volatile 8-bit Rheostat         MCP4162:       Single Non-Volatile 8-bit Rheostat         MCP4162:       Single Non-Volatile 8-bit Rheostat         MCP4162:       Single Non-Volatile 7-bit Potentiometer         MCP4241:       Dual Non-Volatile 7-bit Potentiometer         MCP4241:       Dual Non-Volatile 7-bit Rheostat         MCP4242:       Dual Non-Volatile 7-bit Rheostat         MCP4261:       Dual Non-Volatile 8-bit Potentiometer	<ul> <li>a) MCP4142-502E/XX: 5 kΩ, 8LD Device</li> <li>b) MCP4142T-502E/XX: 7/R, 5 kΩ, 8LD Device</li> <li>c) MCP41421-03E/XX: 10 kΩ, 8-LD Device</li> <li>d) MCP41425-03E/XX: 50 kΩ, 8LD Device</li> <li>e) MCP41425-03E/XX: 50 kΩ, 8LD Device</li> <li>f) MCP41425-03E/XX: 100 kΩ, 8LD Device</li> <li>g) MCP41427-104E/XX: 100 kΩ, 8LD Device</li> <li>h) MCP4142T-104E/XX: 5 kΩ, 8LD Device</li> <li>a) MCP4161502E/XX: 5 kΩ, 8LD Device</li> <li>b) MCP41617-502E/XX: 7/R, 100 kΩ, 8LD Device</li> <li>c) MCP4161502E/XX: 7/R, 50 kΩ, 8LD Device</li> <li>c) MCP4161502E/XX: 100 kΩ, 8LD Device</li> <li>c) MCP4161502E/XX: 7/R, 50 kΩ, 8LD Device</li> <li>c) MCP4161503E/XX: 100 kΩ, 8LD Device</li> <li>d) MCP4161503E/XX: 50 kΩ, 8LD Device</li> <li>f) MCP4161503E/XX: 7/R, 50 kΩ, 8LD Device</li> <li>g) MCP4161503E/XX: 100 kΩ, 8LD Device</li> <li>g) MCP4161503E/XX: 100 kΩ, 8LD Device</li> </ul>
Desistence Version	MCP4261T: Dual Non-Volatile 8-bit Potentiometer (Tape and Reel) MCP4262: Dual Non-Volatile 8-bit Rheostat MCP4262T: Dual Non-Volatile 8-bit Rheostat (Tape and Reel)	<ul> <li>h) MCP4161T-104E/XX: T/R, 100 kΩ, 8LD Device</li> <li>a) MCP4162-502E/XX: 5 kΩ, 8LD Device</li> <li>b) MCP4162T-502E/XX: T/R, 5 kΩ, 8LD Device</li> <li>c) MCP4162-103E/XX: 10 kΩ, 8-LD Device</li> <li>d) MCP4162-103E/XX: 7/R, 10 kΩ, 8LD Device</li> <li>e) MCP4162-503E/XX: 50 kΩ, 8LD Device</li> <li>f) MCP4162T-503E/XX: T/R, 50 kΩ, 8LD Device</li> </ul>
Resistance Version:	502 = 5 kΩ      103 = 10 kΩ      503 = 50 kΩ      104 = 100 kΩ	<ul> <li>g) MCP4162-104E/XX: 100 kΩ, 8LD Device</li> <li>h) MCP4162T-104E/XX: T/R, 100 kΩ, 8LD Device</li> <li>a) MCP4241-502E/XX: 5 kΩ, 8LD Device</li> <li>b) MCP4241T-502E/XX: T/R, 5 kΩ, 8LD Device</li> <li>b) MCP4241T-502E/XX: 12, 5 kΩ, 8LD Device</li> </ul>
Temperature Range Package	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended) MF = Plastic Dual Flat No-lead (3x3 DFN), 8/10-lead	<ul> <li>c) MCP4241-103E/XX: 10 kΩ, 8-LD Device</li> <li>d) MCP4241T-103E/XX: T/R, 10 kΩ, 8LD Device</li> <li>e) MCP4241-503E/XX: 50 kΩ, 8LD Device</li> <li>f) MCP4241-503E/XX: T/R, 50 kΩ, 8LD Device</li> <li>g) MCP4241-104E/XX: 100 kΩ, 8LD Device</li> <li>h) MCP4241T-104E/XX: T/R, 100 kΩ, 8LD Device</li> </ul>
Package	ML = Plastic Dual Flat No-lead (3x3 DFN), 6/10-lead ML = Plastic Quad Flat No-lead (4x4 QFN), 16-lead MS = Plastic Micro Small Outline (MSOP), 8-lead P = Plastic Dual In-line (PDIP) (300 mil), 8/14-lead SN = Plastic Small Outline (SOIC), (150 mil), 8-lead SL = Plastic Small Outline (SOIC), (150 mil), 14-lead ST = Plastic Thin Shrink Small Outline (TSSOP), 14-lead UN = Plastic Micro Small Outline (MSOP), 10-lead	<ul> <li>MCP424TI-104E/XX. 17K, 100 KΩ, 8LD Device</li> <li>MCP4242-502E/XX: 5 KΩ, 8LD Device</li> <li>MCP4242-103E/XX: 10 kΩ, 8LD Device</li> <li>MCP4242-103E/XX: 10 kΩ, 8LD Device</li> <li>MCP4242-103E/XX: 7/R, 10 kΩ, 8LD Device</li> <li>MCP4242-503E/XX: 50 kΩ, 8LD Device</li> <li>MCP4242-104E/XX: 100 kΩ, 8LD Device</li> <li>MCP4242-104E/XX: 100 kΩ, 8LD Device</li> <li>MCP4242-104E/XX: 17R, 100 kΩ, 8LD Device</li> </ul>
		a) MCP4261-502E/XX: $5 k\Omega$ , 8LD Device b) MCP4261T-502E/XX: $T/R$ , $5 k\Omega$ , 8LD Device c) MCP4261-103E/XX: $10 k\Omega$ , 8-LD Device d) MCP4261T-103E/XX: $T/R$ , $10 k\Omega$ , 8LD Device e) MCP4261T-503E/XX: $50 k\Omega$ , 8LD Device f) MCP4261T-503E/XX: $T/R$ , $50 k\Omega$ , 8LD Device g) MCP4261T-104E/XX: $100 k\Omega$ , 8LD Device h) MCP4261T-104E/XX: $T/R$ , $100 k\Omega$ , 8LD Device
		<ul> <li>a) MCP4262-502E/XX: 5 kΩ, 8LD Device</li> <li>b) MCP4262T-502E/XX: T/R, 5 kΩ, 8LD Device</li> <li>c) MCP4262-103E/XX: 10 kΩ, 8-LD Device</li> <li>d) MCP4262-103E/XX: 7/R, 10 kΩ, 8LD Device</li> <li>e) MCP4262-503E/XX: 50 kΩ, 8LD Device</li> <li>f) MCP4262-503E/XX: T/R, 50 kΩ, 8LD Device</li> <li>g) MCP4262-104E/XX: 100 kΩ, 8LD Device</li> <li>h) MCP4262T-104E/XX: 17/R, 100 kΩ, 8LD Device</li> </ul>
		XX = MF for 8/10-lead 3x3 DFN = ML for 16-lead QFN = MS for 8-lead MSOP = P for 8/14-lead PDIP = SN for 8-lead SOIC = SL for 14-lead SOIC = ST for 14-lead TSSOP = UN for 10-lead MSOP

# MCP414X/416X/424X/426X

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Microchip:

MCP4142T-503E/SN MCP4161-502E/SN MCP4161-502E/P MCP4162-104E/MS MCP4141-103E/MS MCP4162T-103E/MS\_MCP4262T-503E/MF\_MCP4162T-103E/MF\_MCP4141T-103E/SN\_MCP4162-502E/P\_MCP4161-104E/P MCP4142T-502E/MS MCP4141-104E/SN MCP4262-104E/MF MCP4141-103E/P MCP4141T-502E/MF MCP4141-503E/MF MCP4141-103E/MF MCP4142T-103E/SN MCP4161-103E/SN MCP4161-104E/MF MCP4141-104E/P MCP4161-104E/MS MCP4142-503E/MS MCP4261-502E/ML MCP4161T-103E/MF MCP4142-503E/MF MCP4142-103E/MS MCP4142-103E/MF MCP4161T-503E/MF MCP4262-502E/MF MCP4141T-503E/SN MCP4262T-103E/MF MCP4141-503E/MS MCP4162T-503E/MS MCP4141-502E/P MCP4142T-502E/SN MCP4161-503E/SN MCP4161T-502E/MF MCP4161T-103E/MS MCP4142T-502E/MF MCP4161T-503E/MS MCP4162T-503E/SN MCP4161T-104E/MS MCP4241-104E/ML MCP4162T-103E/SN MCP4142-503E/SN MCP4161T-503E/SN MCP4161T-103E/SN MCP4162-502E/MF MCP4141-104E/MF MCP4162T-104E/MF MCP4141-502E/SN MCP4161-103E/P MCP4141T-103E/MS MCP4161T-104E/MF MCP4141-104E/MS MCP4162T-502E/MS MCP4162-103E/MS MCP4141-503E/SN MCP4142T-103E/MS MCP4261-104E/ML MCP4141-503E/P MCP4162-104E/SN MCP4142-104E/MS MCP4141T-502E/SN MCP4142T-104E/SN MCP4241-502E/ML MCP4162T-104E/MS MCP4142-503E/P MCP4162-502E/MS MCP4141T-104E/SN MCP4142-104E/MF MCP4261-503E/ML MCP4161-502E/MS MCP4161-502E/MF MCP4162T-502E/MF MCP4262-103E/MF MCP4262-503E/MF MCP4141T-503E/MS MCP4261-103E/ML MCP4161T-502E/MS MCP4141-103E/SN MCP4161-104E/SN MCP4162-103E/P MCP4142T-503E/MS MCP4142-502E/MF MCP4162-503E/MF MCP4162-503E/P MCP4161T-502E/SN MCP4162-503E/SN MCP4241-103E/ML MCP4142T-103E/MF MCP4162-103E/MF MCP4142T-503E/MF MCP4142-103E/SN MCP4162-503E/MS MCP4141T-503E/MF MCP4142-502E/MS MCP4141T-103E/MF