

### 19-Output Differential Zbuffer for PCle Gen2/3 and QPI

9ZX21901B

#### **Description**

The 9ZX21901 is a version of the Intel DB1900Z Differential Buffer with an ajdustable external feedback path allowing the user to eliminate trace delays from their design. It is suitable for PCIe Gen3 or QPI applications. The part is backwards compatible to PCIe Gen1 and Gen2. The device maintains low drift for critical QPI applications. In bypass mode, the IDT9ZX21901 can provide outputs up to 400MHz.

#### **Recommended Application**

19 output PCIe Gen3/QPI buffer with adjustable feedback for Romley platforms

#### **Output Features**

• 19 - 0.7V current mode differential HCSL output pairs


#### Features/Benefits

- External feedback path; Adjustable input-to-output delay
- 9 Selectable SMBus addresses/ Multiple devices can share same SMBus segment
- 8 dedicated OE# pins/ hardware control of outputs
- PLL or bypass mode/ PLL can dejitter incoming clock
- Selectable PLL BW/ minimizes jitter peaking in downstream PLL's
- Spread spectrum compatible/tracks spreading input clock for EMI reduction
- SMBus Interface/ unused outputs can be disabled
- 100MHz & 133.33MHz PLL mode/ Legacy QPI support
- Undriven differential outputs in Power Down mode for maximum power savings

#### **Key Specifications**


- Cycle-to-cycle jitter: < 50ps</li>
- Output-to-output skew: <65ps</li>
- Input-to-output delay: User adjustable
- Input-to-output delay variation: <50ps</li>
- Phase jitter: PCIe Gen3 < 1ps rms</li>
- Phase jitter: QPI 9.6GB/s < 0.2ps rms

#### **Functional Block Diagram**



IDT® 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI

1586P - 11/19/15



72-pin MLF

#### PLL Operating Mode Readback Table

HiBW_BypM_LoBW#	Byte0, bit 7	Byte 0, bit 6
Low (Low BW)	0	0
Mid (Bypass)	0	1
High (High BW)	1	1

Functionality at Power Up (PLL Mode)

100M_133M#	DIF_IN (MHz)	DIF (MHz)
1	100.00	DIF_IN
0	133.33	DIF_IN

**PLL Operating Mode** 

HiBW_BypM_LoBW#	MODE
Low	PLL Lo BW
Mid	Bypass
High	PLL Hi BW

NOTE: PLL is OFF in Bypass Mode

**Tri-level Input Thresholds** 

Level	Voltage
Low	<0.8V
Mid	1.2 <vin<1.8v< td=""></vin<1.8v<>
High	Vin > 2.2V

#### **Power Connections**

Pin Nu	umber	
VDD	GND	Description
1	2	Analog PLL
8	7	Analog Input
21, 31, 45, 58, 68	26, 44, 63	DIF clocks

9ZX21901 SMBus Addressing

Pi	n	SMBus Address
SMB_A1_tri	SMB_A0_tri	(Rd/Wrt bit = 0)
0	0	D8
0	М	DA
0	1	DE
М	0	C2
М	М	C4
М	1	C6
1	0	CA
1	M	CC
1	1	CE

**Pin Description** 

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	VDDA	PWR	3.3V power for the PLL core.
2	GNDA	PWR	Ground pin for the PLL core.
	-		This pin establishes the reference for the differential current-mode output pairs.
0	IDEE	OUT	It requires a fixed precision resistor to ground. 475ohm is the standard value
3	IREF	OUT	for 100ohm differential impedance. Other impedances require different values.
			See data sheet.
4	100M 122M#	IN	Input to select operating frequency
4	100M_133M#	IIN	1 = 100MHz, 0 = 133.33MHz
5	HIBW_BYPM_LOBW#	IN	Trilevel input to select High BW, Bypass or Low BW mode.
3	THEVV_DIT W_LODVV#	11.4	See PLL Operating Mode Table for Details.
			Notifies device to sample latched inputs and start up on first high assertion, or
6	CKPWRGD_PD#	IN	exit Power Down Mode on subsequent assertions. Low enters Power Down
			Mode.
7	GND	PWR	Ground pin.
8	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated
			as an analog power rail and filtered appropriately.
9	DIF_IN	IN	0.7 V Differential TRUE input
10	DIF_IN#	IN	0.7 V Differential Complementary Input
11	SMB_A0_tri	IN	SMBus address bit. This is a tri-level input that works in conjunction with the
40		1/0	SMB_A1 to decode 1 of 9 SMBus Addresses.
12	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
13	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
14	SMB_A1_tri	IN	SMBus address bit. This is a tri-level input that works in conjunction with the
			SMB_A0 to decode 1 of 9 SMBus Addresses.  True half of differential feedback input, provides feedback signal to the PLL for
15	DFB_IN	IN	synchronization with the input clock to elimate phase error.
			Complementary half of differential feedback input, provides feedback signal to
16	DFB_IN#	IN	the PLL for synchronization with input clock to elimate phase error.
		†	
17	DFB_OUT#	OUT	Complementary half of differential feedback output, provides feedback signal
	2.2_00		to the PLL for synchronization with input clock to eliminate phase error.
		<b></b>	True half of differential feedback output, provides feedback signal to the PLL
18	DFB_OUT	OUT	for synchronization with the input clock to eliminate phase error.
19	DIF_0	OUT	0.7V differential true clock output
20	DIF_0#	OUT	0.7V differential Complementary clock output
21	VDD	PWR	Power supply, nominal 3.3V
22	DIF_1	OUT	0.7V differential true clock output
23	DIF_1#	OUT	0.7V differential Complementary clock output
24	DIF_2	OUT	0.7V differential true clock output
25	DIF_2#	OUT	0.7V differential Complementary clock output
26	GND	PWR	Ground pin.
27	DIF_3	OUT	0.7V differential true clock output
28	DIF_3#	OUT	0.7V differential Complementary clock output
29	DIF_4	OUT	0.7V differential true clock output
30	DIF_4#	OUT	0.7V differential Complementary clock output
31	VDD	PWR	Power supply, nominal 3.3V
32	DIF_5	OUT	0.7V differential true clock output
33	DIF_5#	001	0.7V differential Complementary clock output  Active low input for enabling DIF pair 5.
34	OE5#	IN	1 =disable outputs, 0 = enable outputs
35	DIF_6	OUT	0.7V differential true clock output
36	DIF_6#	OUT	0.7V differential fide clock output  0.7V differential Complementary clock output
	Output Differential 7huffer for F		

IDT® 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI

### Pin Description (continued)

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
37	OE6#	IN	Active low input for enabling DIF pair 6.
37	OL0#	IIV	1 =disable outputs, 0 = enable outputs
38	DIF_7	OUT	0.7V differential true clock output
39	DIF_7#	OUT	0.7V differential Complementary clock output
40	OE7#	IN	Active low input for enabling DIF pair 7.
40	OL7#		1 =disable outputs, 0 = enable outputs
41	DIF_8	OUT	0.7V differential true clock output
42	DIF_8#	OUT	0.7V differential Complementary clock output
43	OE8#	IN	Active low input for enabling DIF pair 8.
			1 =disable outputs, 0 = enable outputs
44	GND	PWR	Ground pin.
45	VDD	PWR	Power supply, nominal 3.3V
46	DIF_9	OUT	0.7V differential true clock output
47	DIF_9#	OUT	0.7V differential Complementary clock output
48	OE9#	IN	Active low input for enabling DIF pair 9.
			1 =disable outputs, 0 = enable outputs
49	DIF_10	OUT	0.7V differential true clock output
50	DIF_10#	OUT	0.7V differential Complementary clock output
51	OE10#	IN	Active low input for enabling DIF pair 10.
			1 =disable outputs, 0 = enable outputs
52	DIF_11	OUT	0.7V differential true clock output
53	DIF_11#	OUT	0.7V differential Complementary clock output
54	OE11#	IN	Active low input for enabling DIF pair 11.
			1 =disable outputs, 0 = enable outputs
55	DIF_12	OUT	0.7V differential true clock output
56	DIF_12#	OUT	0.7V differential Complementary clock output
57	OE12#	IN	Active low input for enabling DIF pair 12.
<u> </u>	\(\frac{1}{2}\)	514/5	1 =disable outputs, 0 = enable outputs
58	VDD	PWR	Power supply, nominal 3.3V
59	DIF_13	OUT	0.7V differential true clock output
60	DIF_13#	OUT	0.7V differential Complementary clock output
61	DIF_14	OUT	0.7V differential true clock output
62	DIF_14#	OUT	0.7V differential Complementary clock output
63	GND	PWR	Ground pin.
64	DIF_15	OUT	0.7V differential true clock output
65	DIF_15#	OUT	0.7V differential Complementary clock output
66	DIF_16	OUT	0.7V differential true clock output
67	DIF_16#	OUT	0.7V differential Complementary clock output
68	VDD DIF_17	PWR	Power supply, nominal 3.3V
69	_	OUT	0.7V differential true clock output
70	DIF_17#	OUT	0.7V differential Complementary clock output
71	DIF_18	OUT	0.7V differential true clock output
72	DIF_18#	OUT	0.7V differential Complementary clock output

**Electrical Characteristics - Absolute Maximum Ratings** 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	V	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			V	1
Input High Voltage	$V_{IH}$	Except for SMBus interface			$V_{DD}+0.5V$	V	1
Input High Voltage	V <sub>IHSMB</sub>	SMBus clock and data pins			5.5V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Case Temperature	Tc				110	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics - Input/Supply/Common Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
T <sub>COM</sub>	Commmercial range	0		70	°C	1
$V_{IH}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V <sub>DD</sub> + 0.3	<b>V</b>	1
$V_{IL}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	>	1
I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5		5	uA	1
I <sub>INP</sub>	$\label{eq:single-ended} Single-ended inputs \\ V_{IN} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ V_{IN} = \text{VDD}; \text{ Inputs with internal pull-down resistors}$	-200		200	uA	1
$F_{ibyp}$	$V_{DD} = 3.3 \text{ V}$ , Bypass mode	33		400	MHz	2
$F_{ipll}$	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	90	100.00	105	MHz	2
$F_{ipII}$	$V_{DD} = 3.3 \text{ V}, 133.33 \text{MHz PLL mode}$	120	133.33	140	MHz	2
$L_{pin}$				7	nΗ	1
C <sub>IN</sub>	Logic Inputs, except DIF_IN	1.5		5	pF	1
C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
C <sub>OUT</sub>	Output pin capacitance			6	pF	1
T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1.8	ms	1,2
f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30		33	kHz	1
t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	4		12	clocks	1,3
t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion			300	us	1,3
t <sub>F</sub>	Fall time of control inputs			5	ns	1,2
t <sub>R</sub>	Rise time of control inputs			5	ns	1,2
$V_{ILSMB}$				0.8	V	1
$V_{IHSMB}$		2.1		$V_{DDSMB}$	V	1
$V_{OLSMB}$	@ I <sub>PULLUP</sub>			0.4	V	1
I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	1
$V_{\rm DDSMB}$	3V to 5V +/- 10%	2.7		5.5	٧	1
t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			100	kHz	1,5
	VIH  VIL  IINP  Fibyp  FipII  Lpin  CIN  CINDIF IN  COUT  TSTAB  fMODIN  tLATOE#  tDRVPD  tF  tR  VILSMB  VOLSMB IPULLUP  VDDSMB tRSMB tFSMB	TCOM  VIH  Single-ended inputs, except SMBus, low threshold and tri-level inputs  VIL  Single-ended inputs, except SMBus, low threshold and tri-level inputs  Single-ended inputs, except SMBus, low threshold and tri-level inputs  IIN  Single-ended inputs, VIN = GND, VIN = VDD  Single-ended inputs  VIN = 0 V; Inputs with internal pull-up resistors  VIN = VDD; Inputs with internal pull-down resistors  VIN = VDD; Inputs with internal pull-down resistors  Fibyp  VDD = 3.3 V, Bypass mode  FipII  VDD = 3.3 V, 100MHz PLL mode  FipII  VDD = 3.3 V, 133.33MHz PLL mode  Lpin  CIN  Logic Inputs, except DIF_IN  CINDIF_IN differential clock inputs  COUT  Output pin capacitance  From VDD Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock  Allowable Frequency  (Triangular Modulation)  It Allowable Frequency  (Triangular Modulation)  DIF start after OE# deassertion  DIF output enable after  PD# de-assertion  TB Fall time of control inputs  TR Rise time of control inputs  VILSMB  VOLSMB  VOLSMB  PULLUP  PULLUP	TCOM         Commmercial range         0           VIH         Single-ended inputs, except SMBus, low threshold and tri-level inputs         2           VIL         Single-ended inputs, except SMBus, low threshold and tri-level inputs         GND - 0.3           IIN         Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD         -5           Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD         -5           V <sub>IN</sub> = 0 V; Inputs with internal pull-up resistors V <sub>IN</sub> = VDD; Inputs with internal pull-down resistors         -200           F <sub>ibyp</sub> V <sub>DD</sub> = 3.3 V, 100MHz PLL mode         90           F <sub>ipII</sub> V <sub>DD</sub> = 3.3 V, 133.33MHz PLL mode         120           L <sub>pin</sub> Logic Inputs, except DIF_IN         1.5           C <sub>IN</sub> Logic Inputs, except DIF_IN         1.5           C <sub>OUT</sub> Output pin capacitance         1.5           T <sub>STAB</sub> From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock         4           f <sub>MODIN</sub> Allowable Frequency (Triangular Modulation)         30           t <sub>LATOE#</sub> DIF stop after OE# deassertion         4           t <sub>DRVPD</sub> DIF stop after OE# deassertion         4           t <sub>R</sub> Fall time of control inputs           t <sub>R</sub> Fise time of control inputs	TCOM	TCOM	TCOM

 $<sup>^{1}\</sup>mbox{Guaranteed}$  by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup> DIF\_IN input

<sup>&</sup>lt;sup>5</sup>The differential input clock must be running for the SMBus to be active

#### Electrical Characteristics - DIF\_IN Clock Input Parameters

T<sub>AMB</sub>=T<sub>COM</sub> unless otherwise indicated, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V <sub>CROSS</sub>	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	$V_{SWING}$	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	$d_{tin}$	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		125	ps	1

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics - DIF 0.7V Current Mode Differential Outputs**

TA = T<sub>COM:</sub> Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions

TOOM, Capping Tallage							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on	1	2.5	4	V/ns	1, 2, 3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on			20	%	1, 2, 4
Rise/Fall Time Matching	┐ Trf	Rise/fall matching, Scope averaging off			125	ps	1, 7, 8
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	750	850	mV	1
Voltage Low	VLow	averaging on)	-150		150	IIIV	1
Max Voltage	Vmax	Measurement on single ended signal using			1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300			IIIV	1
Vswing	Vswing	Scope averaging off	300			mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250		550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off			140	mV	1, 6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xR<sub>R</sub>). For R<sub>R</sub> = 475 $\Omega$  (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x I<sub>REF</sub> and V<sub>OH</sub> = 0.7V @ Z<sub>O</sub>=50 $\Omega$  (100 $\Omega$  differential impedance).

<sup>&</sup>lt;sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of V\_cross\_min/max (V\_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V\_cross\_delta to be smaller than V\_cross absolute.

<sup>&</sup>lt;sup>7</sup> Measured from single-ended waveform

<sup>&</sup>lt;sup>8</sup> Measured with scope averaging off, using statistics function. Variation is difference between min and max.

#### **Electrical Characteristics - Current Consumption**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DD3.3OP</sub>	All outputs active @100MHz, C <sub>L</sub> = Full load;		407	500	mA	1
Powerdown Current	I <sub>DD3.3PDZ</sub>	All differential pairs tri-stated		12	36	mA	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics - Skew and Differential Jitter Parameters**

TA = T<sub>COM</sub>: Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions

The tooling cupping trainings t		, ,					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0]	t <sub>SPO_PLL</sub>	Input-to-Output Skew in PLL mode nominal value @ 25°C, 3.3V	-300	-200	-100	ps	1,2,4,5,8
CLK_IN, DIF[x:0]	t <sub>PD_BYP</sub>	Input-to-Output Skew in Bypass mode nominal value @ 25°C, 3.3V	2.5	3.5	4.5	ns	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSPO_PLL</sub>	Input-to-Output Skew Varation in PLL mode across voltage and temperature	-50	0	50	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSPO_BYP</sub>	Input-to-Output Skew Varation in Bypass mode across voltage and temperature	-250		250	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DTE</sub>	Random Differential Tracking error beween two 9ZX devices in Hi BW Mode		3	5	ps (rms)	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSSTE</sub>	Random Differential Spread Spectrum Tracking error beween two 9ZX devices in Hi BW Mode		15	75	ps	1,2,3,5,8
DIF{x:0]	t <sub>SKEW_ALL</sub>	Output-to-Output Skew across all outputs (Common to Bypass and PLL mode)		45	65	ps	1,2,3,8
PLL Jitter Peaking	jpeak-hibw	LOBW#_BYPASS_HIBW = 1	0	1	2.5	dB	7,8
PLL Jitter Peaking	j <sub>peak-lobw</sub>	LOBW#_BYPASS_HIBW = 0	0	1	2	dB	7,8
PLL Bandwidth	pll <sub>HIBW</sub>	LOBW#_BYPASS_HIBW = 1	2	3	4	MHz	8,9
PLL Bandwidth	pll <sub>LOBW</sub>	LOBW#_BYPASS_HIBW = 0	0.7	1	1.4	MHz	8,9
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode @100MHz	-2	0	2	%	1,10
Jitter, Cycle to cycle	t:	PLL mode		24	50	ps	1,11
Sittor, Cyolo to Cyolo	t <sub>jcyc-cyc</sub>	Additive Jitter in Bypass Mode		20	50	ps	1,11

#### Notes for preceding table:

<sup>&</sup>lt;sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input. Feedback path is 695 mils long.

<sup>&</sup>lt;sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>&</sup>lt;sup>3</sup> All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

<sup>&</sup>lt;sup>4</sup> This parameter is deterministic for a given device

<sup>&</sup>lt;sup>5</sup> Measured with scope averaging on to find mean value. DIF\_IN slew rate must be matched to DIF output slew rate.

<sup>&</sup>lt;sup>6</sup>t is the period of the input clock

<sup>&</sup>lt;sup>7</sup> Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

<sup>&</sup>lt;sup>8.</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>9</sup> Measured at 3 db down or half power point.

<sup>&</sup>lt;sup>10</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>11</sup> Measured from differential waveform

#### **Electrical Characteristics - Phase Jitter Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>iphPCleG1</sub>	PCle Gen 1		36	86	ps (p-p)	1,2,3
	t <sub>iphPCleG2</sub>	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.2	3	ps (rms)	1,2
	tjphPCleG2	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.9	3.1	ps (rms)	1,2
Jitter, Phase	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.5	1	ps (rms)	1,2,4
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.31	0.5	ps (rms)	1,5
	t <sub>jphQPI_</sub> SMI	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.21	0.3	ps (rms)	1,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.17	0.2	ps (rms)	1,5
	t <sub>iphPCleG1</sub>	PCIe Gen 1		4	10	ps (p-p)	1,2,3
	t <sub>jphPCleG2</sub>	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.25	0.3	ps (rms)	1,2,6
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.57	0.7	ps (rms)	1,2,6
Additive Phase Jitter, Bypass mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.20	0.3	ps (rms)	1,2,4,6
Dypass meas	t <sub>jphQPI_</sub> SMI	QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.22	0.3	ps (rms)	1,5,6
		QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.08	0.1	ps (rms)	1,5,6
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.08	0.1	ps (rms)	1,5,6

<sup>&</sup>lt;sup>1</sup> Applies to all outputs.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

 $<sup>^3</sup>$  Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Subject to final radification by PCI SIG.

 $<sup>^{5}</sup>$  Calculated from Intel-supplied Clock Jitter Tool v 1.6.3

<sup>&</sup>lt;sup>6</sup> For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)<sup>2</sup> = (total jitter)<sup>2</sup> - (input jitter)<sup>2</sup>

#### **Clock Periods - Differential Outputs with Spread Spectrum Disabled**

			Measurement Window							
SSC OFF	Center Freq. MHz	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
		-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3
DIF	133.33	7.44925		7.49925	7.50000	7.50075	_	7.55075	ns	1,2,4

#### Clock Periods - Differential Outputs with Spread Spectrum Enabled

			Measurement Window							
SSC ON	Center Freq. MHz	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
		-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
DII	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

#### Notes:

#### **Power Management Table**


T Office Management Tal	5.0						
Inputs			Contro	l Bits/Pins		Outputs	PLL
	DIF_IN/	SMBus		DIF(5:12)/	Other DIF/	DFB_OUT/	
CKPWRGD_PD#	DIF_IN#	EN bit	OE# Pin	DIF(5:12)#	DIF#	DFB_OUT#	State
0	Х	Х	Х	Hi-Z <sup>1</sup>	Hi-Z <sup>1</sup>	Hi-Z <sup>1</sup>	OFF
		0	Х	Hi-Z <sup>1</sup>	Hi-Z <sup>1</sup>	Running	ON
1	Running	1	0	Running	Running	Running	ON
		1	1	Hi-Z <sup>1</sup>	Running	Runnina	ON

#### NOTE

#### **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	θЈА	Still air		26.2		°C/W
	θЈА	1 m/s air flow		23.1		°C/W
	θЈА	3 m/s air flow		19.6		°C/W
Thermal Resistance Junction to Case	θЈС			10.4		°C/W
Thermal Resistance Junction to Board	θЈВ			0.3		°C/W

#### 9ZX21901 Differential Test Loads



#### **Differential Output Termination Table**

DIF Zo (Ω)	Iref (Ω)	Rs $(\Omega)$	Rp (Ω)
100	475	33	50
85	412	27	42.2 or 43.2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZX21901 itself does not contribute to ppm error.

 $<sup>^{3}\,</sup>$  Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

<sup>&</sup>lt;sup>4</sup> Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode

<sup>1.</sup> Due to external pull down resistors, HI-Z results in Low/Low on the True/Complement outputs

# General SMBus serial interface information for the 9ZX21901B (See also 9ZX21901 SMBus Addressing on page 2)

### **How to Write:**

- · Controller (host) sends a start bit.
- Controller (host) sends the write address XX (H)
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the data byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
- IDT clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

#### How to Read:

- · Controller (host) will send start bit.
- Controller (host) sends the write address XX (H)
- IDT clock will acknowledge
- Controller (host) sends the begining byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit.
- $\bullet~$  Controller (host) sends the read addressYY  $_{\rm (H)}$
- IDT clock will acknowledge
- vclock will send the data byte count = X
- IDT clock sends Byte N + X -1
- IDT clock sends Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- · Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Ind	ex Block W	/rit	e Operation
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave	e Address XX <sub>(H)</sub>		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
Data	Byte Count = X		
			ACK
Begir	ning Byte N		
			ACK
	<b>\Q</b>	'te	
	<b>♦</b>	X Byte	$\Diamond$
	<b>\Q</b>	×	$\Diamond$
			$\Diamond$
Byte	e N + X - 1		
			ACK
Р	stoP bit		

Note: XX<sub>(H)</sub> is defined by SMBus address select pins

Ind	ex Block Rea	ad	Operation		
Con	troller (Host)	ID	T (Slave/Receiver)		
Т	starT bit				
Slave	e Address XX <sub>(H)</sub>				
WR	WRite				
			ACK		
Begii	nning Byte = N				
			ACK		
RT	Repeat starT				
Slave	Address YY <sub>(H)</sub>				
RD	ReaD				
			ACK		
		D	ata Byte Count = X		
	ACK				
			Beginning Byte N		
	ACK				
		X Byte	<b>\Q</b>		
	<b>O</b>	B	<b>\Q</b>		
	<b>\rightarrow</b>	×	<b>\Q</b>		
	<b>\rightarrow</b>				
			Byte N + X - 1		
N	Not acknowledge				
Р	stoP bit				

SMBusTable: PLL Mode, and Frequency Select Register

Byte	0 Pin#	Name	Control Function	Type	0	1	Default
Bit 7	5	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Operating Mode		Latch
Bit 6	5	PLL Mode 0	PLL Operating Mode Rd back 0	R	Readback Table		Latch
Bit 5	72/71	DIF_18_En	Output Control overrides OE# pin	RW	Hi-Z	Enable	1
Bit 4	70/69	DIF_17_En	Output Control overrides OE# pin	RW	Hi-Z	Enable	1
Bit 3	67/66	DIF_16_En	Output Control overrides OE# pin	RW	Hi-Z	Enable	1
Bit 2			Reserved	•			0
Bit 1		Reserved					0
Bit 0	4	100M_133M#	Frequency Select Readback	R	133MHz	100MHz	Latch

SMBusTable: Output Control Register

Byte	1 Pin#	Name	Control Function	Type	0	1	Default
Bit 7	39/38	DIF_7_En	Output Control overrides OE# pin	RW			1
Bit 6	35/36	DIF_6_En	Output Control overrides OE# pin	RW			1
Bit 5	32/33	DIF_5_En	Output Control overrides OE# pin	RW			1
Bit 4	29/30	DIF_4_En	Output Control overrides OE# pin	RW	Hi-Z	Enable	1
Bit 3	27/28	DIF_3_En	Output Control overrides OE# pin	RW	∏I-Z		1
Bit 2	24/25	DIF_2_En	Output Control overrides OE# pin	RW			1
Bit 1	22/23	DIF_1_En	Output Control overrides OE# pin	RW			1
Bit 0	19/20	DIF_0_En	Output Control overrides OE# pin	RW			1

SMBusTable: Output Control Register

Byte	2 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	65/64 DIF_15_En		Output Control overrides OE# pin	RW			1
Bit 6	62/61	DIF_14_En	Output Control overrides OE# pin	RW			1
Bit 5	60/59	DIF_13_En	Output Control overrides OE# pin	RW			1
Bit 4	56/55	DIF_12_En	Output Control overrides OE# pin	RW	Hi-Z	Enable	1
Bit 3	53/52	DIF_11_En	Output Control overrides OE# pin	RW	1 11-2	Lilable	1
Bit 2	50/49	DIF_10_En	Output Control overrides OE# pin	RW			1
Bit 1	47/46 DIF_9_En		Output Control overrides OE# pin	RW			1
Bit 0	42/41	DIF_8_En	Output Control overrides OE# pin	RW			1

SMBusTable: Output Enable Pin Status Readback Register

Byte	3 Pin#	Pin # Name Control Function Type		Type	0	1	Default
Bit 7	57	OE_RB12	Real Time readback of OE#12	R			Real time
Bit 6	54	OE_RB11	Real Time readback of OE#11	R			Real time
Bit 5	51	OE_RB10	Real Time readback of OE#10	R			Real time
Bit 4	48	OE_RB9	Real Time readback of OE#9	R	OE# pin Low	OE# Pin High	Real time
Bit 3	43	OE_RB8	Real Time readback of OE#8	R	OE# pill Low	OE# FIII FIIII	Real time
Bit 2	40	OE_RB7	Real Time readback of OE#7	R			Real time
Bit 1	37	OE_RB6	Real Time readback of OE#6	R			Real time
Bit 0	34	OE_RB5	Real Time readback of OE#5	R			Real time

#### 9ZX21901B 19-Output Differential Zbuffer for PCle Gen2/3 and QPI

SMBusTable: Reserved Register

Byte	e 4	Pin#	Name	Control Function	Type	0	1	Default
Bit 7			Reserved					
Bit 6			Reserved					
Bit 5			Reserved					
Bit 4			Reserved					
Bit 3				Reserved				0
Bit 2			Reserved					0
Bit 1			Reserved					0
Bit 0			Reserved					

SMBusTable: Vendor & Revision ID Register

Byte	5 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3		R	B rev = 0001		Х
Bit 6	-	RID2	REVISION ID	R			X
Bit 5	-	RID1	REVISION ID	R	C Rev = 0010		Х
Bit 4	-	RID0		R			Х
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	-	VID1	VENDORID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBusTable: DEVICE ID

Byte	6 Pin#	Name	Control Function	Туре	0	1	Default
Bit 7	-	D	Device ID 7 (MSB)			1	
Bit 6	-		Device ID 6	R			1
Bit 5	-		Device ID 5	R			0
Bit 4	-		Device ID 4	R	Device ID is 2	1	
Bit 3	-		Device ID 3	R	DB hex.		1
Bit 2	-		Device ID 2				0
Bit 1	-		Device ID 1				1
Bit 0	-		Device ID 0	R	Ī		1

SMBusTable: Byte Count Register

Byte	te 7 Pin # Name		Name	Control Function	Type	0	1	Default
Bit 7	Reserved						0	
Bit 6			Reserved					
Bit 5			Reserved					
Bit 4			BC4		RW			0
Bit 3		-	BC3	Writing to this register configures how	RW	Default value	1	
Bit 2			BC2	many bytes will be read back.	RW	bytes (0 to 8) will be read back by default.		0
Bit 1		-	BC1	many bytes will be lead back.	RW			0
Bit 0		-	BC0		RW	]		0


SMBusTable: Reserved Register


Gill Bud i tubid i i toglictor								
Byte 8 Pin #		Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						0	
Bit 6	it 6 Reserved							
Bit 5							0	
Bit 4			Reserved				0	
Bit 3			Reserved				0	
Bit 2		Reserved						
Bit 1		Reserved						
Bit 0							0	

DIF Reference Clock							
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure				
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1				
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1				
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1				
Rs	33	ohm	1				
Rt	49.9	ohm	1				

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2






	Alternative Termination for LVDS and other Common Differential Signals (figure 3)							
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note	
0.45v	0.22v	1.08	33	150	100	100		
0.58	0.28	0.6	33	78.7	137	100		
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible	
0.60	0.3	1.2	33	174	140	100	Standard LVDS	


R1a = R1b = R1 R2a = R2b = R2




Cable Connected AC Coupled Application (figure 4)						
Component	Value	Note				
R5a, R5b	8.2K 5%					
R6a, R6b	1K 5%					
Cc	0.1 μF					
Vcm	0.350 volts					



#### **NL72 Package Drawing and Dimensions**






BOTTOM VIEW




SIDE VIEW

#### NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. INDEX AREA (PIN1 IDENTIFIER)



#### NL72 Package Drawing and Dimensions (cont.)



COMMON DIMENSIONS					
COIVII	COMMON DIMENSIONS				
SYMBOL	MIN	NOM	MAX		
A	0.80	0.90	1.00		
A1	0	0.02	0.05		
A3 REF	_	0.20 ref	_		
Θ	0	_	14		
T ref.	_	0.45	_		
R1	_	0.20	-		
R ref.	b min/2				
NOTES		1,2			
ь	0.18	0.25	0.30		
[6]	0.50 BSC				
D	10.00 BSC				
E	10.00 BSC				

S <sub>u</sub>	DIMENSION			N <sub>o</sub>	
l e	MIN.	NOM.	MAX.	"τε	
D2	SEE	EPAD OP	TION		
E2	SEE	EPAD OP	TION		
k	0.20	-	-		
N		72		6	
Nd		18		6	
Ne		18		6	

TOLERANCE OF	F FORM &	POSITION
pitch SYMBOL	0.40mm	0.50mm
aaa	0.10	0.15
bbb	0.07	0.10
ccc	0.10	0.10
ddd	0.05	0.05
NOTES	1.	2

### EPAD OPTION:

S Y		P3	
B	MIN.	NOM.	MAX.
E2	5.80	5.90	6.00
D2	5.80	5.90	6.00

### LEAD OPTION

s Y		Z2	
B	MIN.	NOM.	MAX.
L	0.30	0.40	050

#### NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
   Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &
   Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION
  SHALL CONFORM TO JEDEC PUB. 95 SEC. 4.3 SPP-002. DETAILS OF TERMINAL #1
  IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE
  INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD
  OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN

  0.25mm AND 0.30mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

### **Ordering Information**

Part / Order Number	Shipping Package	Package	Temperature
9ZX21901BKLF	Trays	72-pin MLF	0 to +70°C
9ZX21901BKLFT	Tape and Reel	72-pin MLF	0 to +70°C

<sup>&</sup>quot;LF" designates PB-free configuration, RoHS compliant.

**Revision History** 

nevision ristory				
Rev.	Issue Date	Who	Description	Page #
A	5/13/2009	RDW	<ol> <li>Slightly modified name of pin 6 and corrected pin description of pin 6, to remove reference to CK505</li> <li>Added Typical numbers to key parameters in electrical characteristics tables.</li> <li>Move to final.</li> </ol>	Various
В	8/7/2009	RDW	<ol> <li>Updated Pin 8 name to VDDR to indicate that it is the VDD for the input receiver.</li> <li>Change MAX operating current from 600 to 500mA.</li> </ol>	Various
С	8/12/2009	RDW	Updated VDDR pin description to include 3.3V information.	Various
D	8/14/2009	RDW	1. Inserted Pins 19 and 72 into pinout after they were inadvertenly removed.	2
Е	10/7/2009	RDW	Corrected units from ns to ps for the tDSPO_PLL and tDSPO_BYP parameters	
F	6/22/2010	RDW	<ol> <li>Updated QPI reference to 9.6GTs, added note about variable feedback path</li> <li>Reformatted electrical tables to fit new standard format</li> <li>Merged Phase Jitter Tables into Single Table.</li> <li>Added output termination/test load drawing and table</li> </ol>	1, 5, 6, 9
G	8/3/2010	RDW	Updated front page to standard 9ZX format.     Clarified that SMBus Address Selection table includes the Read/Write Bit. Minor clarifications to other tables.     Added additive phase jitter table for bypass mode.	1-3, 5-11
Н	3/2/2011	RDW	Added rise/fall varation spec to HCSL_Out table	6
J	12/8/2011	RDW	1. Updated tDSPO_BYP parameter from +/-350 to +/-250ps.	7
K	4/12/2012	RDW	1. Updated Rp values on Output Terminations Table from 43.2 ohms to 42.2 or 43.2 ohms to be consistent with Intel.	9
L	12/17/2012	RG	<ol> <li>Updated Abs Max table to include Case Temperature at 110 °C max.</li> <li>Added Thermal Characteristics table</li> </ol>	5, 9
М	4/15/2013	RDW	1. Corrected typo in OE# Latency parameter; changed 1 min. to 3 max. cycles to 4 min. to 12 max. clocks.	5
N	1/7/2015	DC	Updated package drawing and dimensions from PUNCH to SAWN	Various
Р	11/19/2015	RDW	Update Input Clock spec with new standardized table matching PCIe SIG input specs.	5

### Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

408-284-6578 pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)



© 2015 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology): 9ZX21901BKLFT 9ZX21901BKLF