





SGDS037A-OCTOBER 2007-REVISED DECEMBER 2007


# LOW INPUT VOLTAGE, CAP FREE 150 mA LOW-DROPOUT (LDO) LINEAR REGULATOR

#### **FEATURES**

- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 150 mA Low-Dropout (LDO)
- Available in 1.8 V Fixed-Output Version
- Low Input Voltage Requirement (Down to 1.8 V)
- Small Output Capacitor, 0.1 μF
- Dropout Voltage Typically 200 mV at 150 mA
- Less Than 3μA Quiescent Current in Shutdown Mode
- Thermal Protection
- Over Current Limitation
- 5-Pin SOT-23 (DBV) Package
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### **APPLICATIONS**

- Portable Communication Devices
- Battery-Powered Equipment
- PCMCIA Cards
- Personal Digital Assistants
- Modems
- Bar Code Scanners
- Backup Power Supplies
- SMPS Post Regulation
- Internet Audio



#### DESCRIPTION/ORDERING INFORMATION

The TPS72118 family of LDO regulators is available in fixed voltage options that are commonly used to power the latest DSPs and microcontrollers with a fixed output to 1.8 V. These regulators can be used in a wide variety of applications ranging from portable, battery-powered equipment to PC peripherals. The family features operation over a wide range of input voltages (1.8 V to 5.5 V) and low dropout voltage (150 mV at full load). Therefore, compared to many other regulators that require 2.5 V or higher input voltages for operation, these regulators can be operated directly from two AAA batteries. Also, the typical quiescent current (ground pin current) is low, starting at 85  $\mu$ A during normal operation and 3  $\mu$ A in shutdown mode. These regulators can be operated very efficiently and, in a battery-powered application, help extend the longevity of the device.

Similar LDO regulators require 1  $\mu$ F or larger output capacitors for stability. However, this regulator uses an internal compensation scheme that stabilizes the feedback loop over the full range of input voltages and load currents with output capacitances as low as 0.1  $\mu$ F. Ceramic capacitors of this size are relatively inexpensive and available in small footprints.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This family of regulators is particularly suited as a portable power supply solution due to its minimal board space requirement and 1.8 V minimum input voltage. Being able to use two off-the-shelf AAA batteries makes system design easier and also reduces component cost. Moreover, the solution is more efficient than if a regulator with a higher input voltage is used.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION(1)

| T <sub>J</sub> | T <sub>J</sub> VOLTAGE |     | PART NUMBER                    | SYMBOL |
|----------------|------------------------|-----|--------------------------------|--------|
| -55°C to 125°C | 1.8 V                  | DBV | TPS72118MDBVREP <sup>(3)</sup> | CKZ    |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) The DBVR indicates tape and reel of 3000 parts.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)(2)

|  | TPS72118   |
|--|--|
| Voltage range at IN                                  | –0.3 V to 7 V                                    |
| Voltage range at EN                                  | -0.3 V to 7 V                                    |
| Voltage on OUT, FB, NC                               | $-0.3 \text{ V to V}_{\text{I}} + 0.3 \text{ V}$ |
| Peak output current                                  | Internally limited                               |
| ESD rating, HBM                                      | 3 kV   |
| Continuous total power dissipation                   | See Dissipation Rating Table                     |
| Operating junction temperature range, T <sub>J</sub> | −55°C to 150°C                                   |
| Storage temperature range, T <sub>stg</sub>          | –65°C to 150°C                                   |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to network ground terminal.
- (2) All voltage values are with respect to network ground terminal.

## PACKAGE DISSIPATION RATING

| BOARD                 | PACKAGE | R <sub>OJC</sub> | $R_{\Theta JA}$ | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> ≤ 25°C<br>POWER RATING | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |  |
|-----------------------|---------|------------------|-----------------|--|---------------------------------------|---------------------------------------|---------------------------------------|--|
| Low-K <sup>(1)</sup>  | DBV     | 65.8 °C/W        | 259 °C/W        | 3.9 mW/°C                                      | 386 mW                                | 212 mW                                | 154 mW                                |  |
| High-K <sup>(2)</sup> | DBV     | 65.8 °C/W        | 180 °C/W        | 5.6 mW/°C                                      | 555 mW                                | 305 mW                                | 222 mW                                |  |

- (1) The JEDEC Low-K (1s) board design used to derive this data was a 3 inch x 3 inch, two-layer board with 2-ounce copper traces on top of the board.
- (2) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated




## **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range  $V_{IN} = V_{OUT(Nom)} + 1 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $EN = V_{IN}$ ,  $C_{OUT} = 1 \text{ } \mu\text{F}$  (unless otherwise noted)

|                  | PARAMETER                        | TEST (   | CONDITIONS   | MIN       | TYP       | MAX   | UNIT  |  |
|------------------|----------------------------------|--|--|-----------|-----------|-------|-------|--|
| V <sub>IN</sub>  | Input voltage <sup>(1)</sup>     |  |  | 1.8       |           | 5.5   | V     |  |
| I <sub>OUT</sub> | Continuous output current        |  |  | 0         |           | 150   | mA    |  |
| TJ               | Operating junction temperature   |  |  | -55       |           | 125   | °C    |  |
| V                | Output valtage                   | T <sub>J</sub> = 25°C  | 1mA < I <sub>OUT</sub> < 150 mA                            |           | 1.8       |       | V     |  |
| V <sub>OUT</sub> | Output voltage                   | T <sub>J</sub> = Full Temp   | $2.8 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ | 1.728     |           | 1.872 | V     |  |
|                  |                                  | I <sub>OUT</sub> = 1 mA  | T <sub>J</sub> = 25°C                                      |           | 85        |       |       |  |
|                  | Quiescent current (GND current)  | I <sub>OUT</sub> = 1 mA  | $T_J = Full Temp$  |           |           | 125   | ^     |  |
| $I_{(Q)}$        | Quiescent current (GND current)  | $I_{OUT} = 150 \text{ mA}$   | $T_J = 25^{\circ}C$  |           | 570       |       | μΑ    |  |
|                  |                                  | $I_{OUT} = 150 \text{ mA}$   | $T_J = Full Temp$  |           |           | 850   |       |  |
|                  | Standby current                  | EN < 0.5 V   | T <sub>J</sub> = 25°C                                      |           | 0.01      |       | μΑ    |  |
|                  | Standby current                  | EN < 0.5 V   | T <sub>J</sub> = Full Temp                                 |           |           | 3     | μΑ    |  |
| $V_{\text{ref}}$ | Reference voltage                | T <sub>J</sub> = 25°C  |  |           | 1.22<br>5 |       | V     |  |
| PSRR             | Ripple rejection                 | $f = 100 \text{ Hz}, C_0 = 10 \mu\text{F}, I_{OUT} = 150 \text{ mA}$ | $T_{J} = 25^{\circ}C^{(1)}$                                |           | 48        |       | dB    |  |
|                  | Current limit                    | See (2)  |  | 120       |           | 525   | mA    |  |
|                  | Output voltage line regulation   | V <sub>O</sub> + 1 V < V <sub>IN</sub> ≤ 5.5 V,                      | T <sub>J</sub> = 25°C                                      |           | 0.03      | 0.20  | %/V   |  |
|                  | $(\Delta V_{OUT}/V_{OUT})^{(1)}$ | $I_{OUT} = 150 \text{ mA}$   | $T_J = Full Temp$  |           |           | 0.35  | 70/ V |  |
|                  | Output voltage load regulation   | 0 < I <sub>OUT</sub> < 150 mA  | $T_J = 25^{\circ}C$  |           | 1.5       |       | mV    |  |
| $V_{IH}$         | EN high level input              |  |  | 1.4       |           |       | V     |  |
| $V_{IL}$         | EN low level input               |  |  |           |           | 0.4   | V     |  |
|                  | EN 'and assessed                 | EN = 0 V   |  | -0.0<br>1 |           | _     |       |  |
| I <sub>I</sub>   | EN input current                 | EN = IN  |  | -0.0<br>1 |           | μΑ    |       |  |
| V <sub>DO</sub>  | Dropout voltage (3)              | I <sub>OUT</sub> = 150 mA  | T <sub>J</sub> = 25°C                                      |           | 150       |       | mV    |  |
|                  | Thermal shutdown temperature     |  |  |           | 170       |       | °C    |  |
|                  | Thermal shutdown hysteresis      |  |  |           | 20        |       | °C    |  |

 <sup>(1)</sup> Minimum IN operating voltage is 1.8 V or V<sub>OUT</sub> + V<sub>DO</sub>, whichever is greater.
 (2) Test condition includes output voltage V<sub>O</sub> = 1 V and pulse duration = 10 ms.
 (3) Dropout voltage is defined as the differential voltage between V<sub>O</sub> and V<sub>I</sub> when V<sub>O</sub> drops 100 mV below the value measured with V<sub>IN</sub> = V<sub>OUT</sub> + V<sub>DO</sub>.






This pin must be left floating and not connected to GND.


Figure 1. Functional Block Diagram—Fixed Version


#### **Terminal Functions**

| TERMIN | NAL | DESCRIPTION  |  |  |  |  |  |
|--------|-----|--|--|--|--|--|--|
| NAME   | NO. | DESCRIFTION  |  |  |  |  |  |
| GND    | 2   | Ground   |  |  |  |  |  |
| EN     | 3   | Enable input   |  |  |  |  |  |
| IN     | 1   | Input supply voltage   |  |  |  |  |  |
| NC/FB  | 4   | NC = Not connected (see <sup>(A)</sup> ); FB = Feedback (adjustable option TPS72101) |  |  |  |  |  |
| OUT 5  |     | Regulated output voltage   |  |  |  |  |  |

## **TYPICAL CHARACTERISTICS**








**TPS72118** 

Submit Documentation Feedback





## **TYPICAL CHARACTERISTICS (continued)**






# **TYPICAL CHARACTERISTICS (continued)**







jure 15.



#### **APPLICATION INFORMATION**

The TPS72118 family of low-dropout (LDO) regulators functions with a very low input voltage (>1.8 V). The dropout voltage is typically 150 mV at full load. Typical quiescent current (ground pin current) is only 85  $\mu$ A and drops to 3  $\mu$ A in the shutdown mode.

#### **DEVICE OPERATION**

The TPS72118 family can be operated at low input voltages due to low voltage circuit design techniques and a PMOS pass element that exhibits low dropout.

A logic low on the enable input, EN, shuts off the output and reduces the supply current to less than 3  $\mu$ A. EN may be tied to  $V_{IN}$  in applications where the shutdown feature is not used.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 350 mA; further load reduces the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 170°C. Recovery is automatic when the junction temperature drops approximately 20°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A typical application circuit is shown in Figure 17.




Figure 17. Typical Application Circuit

## **DUAL SUPPLY APPLICATION**

In portable, battery-powered electronics, separate power rails for the DSP or microcontroller core voltage,  $V_{(CORE)}$ , and I/O peripherals ( $V_{IO}$ ) are usually necessary. The TPS72118 family of LDO linear regulators is ideal for providing  $V_{(CORE)}$  for the DSP or microcontroller. As shown in Figure 18, two AAA batteries provide an input voltage to a boost converter. The batteries combine input voltage ranges from 3.0 V down to 1.8 V near the end of their useful lives. Therefore, a boost converter is necessary to provide the typical 3.3 V needed for  $V_{IO}$ . Although there is no explicit circuitry to perform power-up sequencing of first  $V_{(CORE)}$  then  $V_{IO}$ , the output of the linear regulator reaches its regulated voltage much faster (< 400  $\mu$ s) than the output of any switching type boost converter due to the inherent slow start up of those types of converters. Assuming a boost converter with minimum  $V_{I}$  of 1.8 V is appropriately chosen, this power supply solution can be used over the entire life of the two off-the-shelf AAA batteries. Thus, this solution is very efficient and the design time and overall cost of the solution is minimized.

Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 18. Dual Supply Application Circuit

#### **EXTERNAL CAPACITOR REQUIREMENTS**

A 0.1-μF ceramic bypass capacitor is required on both the input and output for stability. Larger capacitors improve transient response, noise rejection, and ripple rejection. A higher value electrolytic input capacitor may be necessary if large, fast rise time load transient are anticipated, and/or there is significant input resistance from the device to the input power supply.

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is ensured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature allowable without damaging the device is  $150^{\circ}$ C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum power dissipation limit is determined using Equation 1:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

- T<sub>J</sub>max is the maximum allowable junction temperature.
- R<sub>BJA</sub> is the thermal resistance junction-to-ambient for the package; see the package dissipation rating table.
- T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
(2)

Power dissipation resulting from quiescent current is negligible.

## **REGULATOR PROTECTION**

The TPS72118 pass element has a built-in back diode that safely conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS72118 also features internal current limiting and thermal protection. During normal operation, the TPS72118 limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 170°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below 150°C, regulator operation resumes.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| TPS72118MDBVREP  | ACTIVE | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | NIPDAU           | Level-1-260C-UNLIM | -55 to 125   | CKZ                  | Samples |
| V62/07636-01XE   | ACTIVE | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | NIPDAU           | Level-1-260C-UNLIM | -55 to 125   | CKZ                  | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

| Device          | Package<br>Type | Package<br>Drawing |   |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS72118MDBVREP | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Aug-2017



#### \*All dimensions are nominal

| Device          | Package Type | Package Type Package Drawing |   |      | Length (mm) | Width (mm) | Height (mm) |  |
|-----------------|--------------|------------------------------|---|------|-------------|------------|-------------|--|
| TPS72118MDBVREP | SOT-23       | DBV                          | 5 | 3000 | 203.0       | 203.0      | 35.0        |  |



SMALL OUTLINE TRANSISTOR



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated