

AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

| Revision | <u>Description</u> | Issue Date |
|----------|--|-------------|
| Rev. 1.0 | Initial Issue | Jul.12.2012 |
| Rev. 1.1 | "CE# \geq V _{CC} - 0.2V" revised as "CE# \leq 0.2V" for TEST CONDITION | Jul.19.2012 |
| | of Average Operating Power supply Current | |
| | lcc1 on page3 | |
| Rev. 1.2 | Revised $V_{IH(max)}/V_{IL(min)}$ in | May.7.2013 |
| | DC ELECTRICAL CHARACTERISTICS | |
| | Added in t _{BA} /t _{BHZ*} /t _{BLZ*} | |
| | in AC ELECTRICAL CHARACTERISTICS | |
| | Added WRITE CYCLE 3 in TIMING WAVEFORMS | |
| Rev. 1.3 | 1. Revise " TEST CONDITION " for V _{OH} , V _{OL} on page 5 | Jun.04.2013 |
| | I _{OH} = -8mA revised as -4mA | |
| | I _{OL} =4mA revised as 8mA | |
| | 2. Revise V _{IH(max)} & V _{IL(min)} note on page 5 | |
| | $V_{IH(max)} = V_{CC} + 2.0V$ for pulse width less than 6ns. | |
| | $V_{IL(min)} = V_{SS} - 2.0V$ for pulse width less than 6ns. | |
| Rev. 1.4 | Revised the address pin sequence of TSOP-II pin configuration on | Sep.23.2013 |
| | page 3 in order to be compatible with industry convention. (No | |
| | function specifications and applications have been changed and all | |
| | the characteristics are kept all the same as Rev 1.3) | |
| | Added t _{BW} in AC ELECTRICAL CHARACTERISTICS | |
| | Revised WRITE CYCLE 1,2 in TIMING WAVEFORMS | |



AS7C34098A-8TIN

FEATURES

■ Fast access time: 8ns

■ Low power consumption:

Operating current: 50mA(TYP.) Standby current: 2mA(TYP.)

■ Single 3.3V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Industrial temperature -40°~85°C

■ Tri-state output

■ Data byte control : LB# (DQ0 ~ DQ7)

UB# (DQ8 ~ DQ15)

Data retention voltage : 1.5V (MIN.)
Greenpackage/ROHS compliant (N)
Package : 44-pin 400 mil TSOP-II

GENERAL DESCRIPTION

The AS7C34098A is a 4,194,304-bit high speed CMOS static random access memory organized as 262144 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS7C34098A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible


PRODUCT FAMILY

| Product | Operating | Vcc Range Speed Power Dissipation Standby(IsB1,TYP.) Operation | | Dissipation | |
|---------------|-------------|--|-----|--------------------|----------------------|
| Family | Temperature | | | Standby(ISB1,TYP.) | Operating(Icc1,TYP.) |
| AS7C34098A(I) | -40°~85°C | 3.0 ~ 3.6V | 8ns | 2mA | 50mA |



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
|-----------|---------------------|
| A0 - A17 | Address Inputs |
| DQ0 – D15 | Data Inputs/Outputs |
| CE# | Chip Enable Inputs |
| WE# | Write Enable Input |
| OE# | Output Enable Input |
| LB# | Lower Byte Control |
| UB# | Upper Byte Control |
| Vcc | Power Supply |
| Vss | Ground |
| NC | No Connection |



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

PIN CONFIGURATION

| | | | | 1 |
|-----|----|---------------------------------------|----|------|
| A0 | 1 | | 44 | A17 |
| A1 | 2 | | 43 | A16 |
| A2 | 3 | | 42 | A15 |
| A3 | 4 | | 41 | OE# |
| A4 | 5 | | 40 | UB# |
| CE# | 6 | | 39 | LB# |
| DQ0 | 7 | _ | 38 | DQ15 |
| DQ1 | 8 | \triangleright | 37 | DQ14 |
| DQ2 | 9 | S | 36 | DQ13 |
| DQ3 | 10 | 2 2 3 | 35 | DQ12 |
| Vcc | 11 | ζ ζ | 34 | Vss |
| Vss | 12 | 34098, (XXX (XXX | 33 | Vcc |
| DQ4 | 13 | $\mathcal{S} \mathcal{S} \mathcal{S}$ | 32 | DQ11 |
| DQ5 | 14 | $\widetilde{\Omega}$ | 31 | DQ10 |
| DQ6 | 15 | \triangleright | 30 | DQ9 |
| DQ7 | 16 | | 29 | DQ8 |
| WE# | 17 | | 28 | NC |
| A5 | 18 | | 27 | A14 |
| A6 | 19 | | 26 | A13 |
| A7 | 20 | | 25 | A12 |
| A8 | 21 | | 24 | A11 |
| A9 | 22 | | 23 | A10 |
| | | | | J |

TSOP II(Top View)



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | SYMBOL | RATING | UNIT |
|--|-----------------|--------------------|------------|
| Voltage on Vcc relative to Vss | V _{T1} | -0.5 to 4.6 | V |
| Voltage on any other pin relative to Vss | V _{T2} | -0.5 to Vcc+0.5 | V |
| Operating Temperature | Та | -40 to 85(I grade) | $^{\circ}$ |
| Storage Temperature | Тѕтс | -65 to 150 | °C |
| Power Dissipation | PD | 1 | W |
| DC Output Current | Іоит | 50 | mA |

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

| MODE | CF# | CE# OE# | | WE# LB# | | I/O OPERATION | | SUPPLY CURRENT | |
|----------------|-----|---------|-----|---------|-----|------------------|------------------|-----------------------------------|--|
| MODE | OL# | OL# | *** | LD# | UB# | DQ0-DQ7 | DQ8-DQ15 | OOI I EI OOKKENI | |
| Standby | Н | Х | Х | Х | Х | High – Z | High – Z | I _{SB} ,I _{SB1} | |
| Output Disable | L | Н | Н | Х | Х | High – Z | High – Z | loo loos | |
| Output Disable | L | Х | Х | Н | Н | High – Z | High – Z | lcc,lcc1 | |
| | L | L | Н | L | Н | D _{out} | High – Z | | |
| Read | L | L | Н | Н | L | High – Z | D _{OUT} | Icc,Icc1 | |
| | L | L | Н | L | L | D_OUT | D _{OUT} | | |
| | L | Х | L | L | Н | D _{IN} | High – Z | | |
| Write | L | Х | L | Н | L | High – Z | D _{IN} | Icc,Icc1 | |
| | L | X | L | L | L | D_IN | D _{IN} | | |

Note: H = V_{IH}, L = V_{IL}, X = Don't care



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

DC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | TEST CONDITION | | MIN. | TYP. ^{*4} | MAX. | UNIT |
|---------------------------------|-------------------------------|--|----|-------|--------------------|---------|------|
| Supply Voltage | Vcc | - | ·8 | 3.0 | 3.3 | 3.6 | V |
| Input High Voltage | V _{IH} ^{*1} | | | 2.2 | - | Vcc+0.3 | V |
| Input Low Voltage | V _{IL} ² | | | - 0.3 | - | 8.0 | V |
| Input Leakage Current | ILI | $V_{CC} \ge V_{IN} \ge V_{SS}$ | | - 1 | - | 1 | μA |
| Output Leakage Current | ILO | Vcc ≧ Vouт ≧ Vss, Output Disabled | | - 1 | - | 1 | μA |
| Output High Voltage | Vон | I _{OH} = -4mA | | 2.4 | - | - | V |
| Output Low Voltage | Vol | I _{OL} = 8mA | | - | - | 0.4 | V |
| Average Operating | Icc | Cycle time = Min. CE# = V _{IL} , I _{I/O} = 0mA, Others at V _{IL} or V _{IH} | -8 | - | 65 | 80 | mA |
| Power supply Current | lcc1 | CE# \leq 0.2, Others at 0.2V or Vcc-0.2V $I_{I/O}$ = 0mA;f=max | -8 | - | 50 | 60 | mA |
| Standby Dower | IsB | CE# =V _{IH} , Others at V _I L or V | /н | - | - | 30 | mA |
| Standby Power Supply Current | I _{SB1} | CE# \geq V _{CC} - 0.2V, Others at 0.2V or V _{CC} - 0.2V | / | - | 2 | 10 | mA |

Notes:

- 1. $V_{IH}(max) = V_{CC} + 2.0V$ for pulse width less than 6ns.
- 2. VIL(min) = Vss 2.0V for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at V_{CC} = V_{CC} (TYP.) and T_A = 25°C

CAPACITANCE (TA = 25%, f = 1.0MHz)

| PARAMETER | SYMBOL | MIN. | MAX | UNIT |
|--------------------------|------------------|------|-----|------|
| Input Capacitance | Cin | - | 8 | pF |
| Input/Output Capacitance | C _{I/O} | - | 10 | pF |

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

| Speed | 8ns |
|--|--|
| Input Pulse Levels | 0.2V to Vcc - 0.2V |
| Input Rise and Fall Times | 3ns |
| Input and Output Timing Reference Levels | 1.5V |
| Output Load | $C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -4mA/8mA$ |



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

Rev. 1.4

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

| PARAMETER | SYM. | AS7C34 | UNIT | |
|------------------------------------|--------------------|--------|------|------|
| FARAWLILK | STIVI. | MIN. | MAX. | UNIT |
| | trc | 8 | - | ns |
| Address Access Time | taa | - | 8 | ns |
| Chip Enable Access Time | t ace | - | 8 | ns |
| | toe | - | 4.5 | ns |
| | tclz* | 2 | - | ns |
| · · | tolz* | 0 | - | ns |
| | tcнz* | - | 3 | ns |
| Output Disable to Output in High-Z | toнz* | - | 3 | ns |
| Output Hold from Address Change | tон | 2 | - | ns |
| LB#, UB# Access Time | t BA | - | 4.5 | ns |
| LB#, UB# to High-Z Output | t _{BHZ} * | - | 3 | ns |
| LB#, UB# to Low-Z Output | t _{BLZ} * | 0 | - | ns |

(2) WRITE CYCLE

| PARAMETER | SYM. | AS7C34 | UNIT | |
|----------------------------------|-----------------|--------|------|------|
| PARAMETER | STIVI. | MIN. | MAX. | UNIT |
| Write Cycle Time | twc | 8 | - | ns |
| Address Valid to End of Write | taw | 6.5 | - | ns |
| Chip Enable to End of Write | tcw | 6.5 | - | ns |
| Address Set-up Time | t as | 0 | - | ns |
| Write Pulse Width | twp | 6.5 | - | ns |
| Write Recovery Time | twr | 0 | - | ns |
| Data to Write Time Overlap | tow | 5 | - | ns |
| Data Hold from End of Write Time | tон | 0 | - | ns |
| Output Active from End of Write | tow* | 2 | - | ns |
| Write to Output in High-Z | twnz* | - | 3 | ns |
| LB#, UB# Valid to End of Write | t _{BW} | 6.5 | ı | ns |


^{*}These parameters are guaranteed by device characterization, but not production tested.




AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low.
- 3.Address must be valid prior to or coincident with CE# = low,; otherwise tAA is the limiting parameter.
- 4.tclz, tolz, tchz and tohz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.




AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)




8



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)



Notes:

- 1.WE#,CE#, LB#, UB# must be high during all address transitions.
- 2.A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
- 3.During a WE# controlled write cycle with OE# low, twp must be greater than twnz + tow to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance
- 6.tow and twHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.




AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

DATA RETENTION CHARACTERISTICS

| PARAMETER | SYMBOL | TEST CONDITION | MIN. | TYP. | MAX. | UNIT |
|--|-----------------|--|--------------|------|------|------|
| Vcc for Data Retention | V _{DR} | CE# ≧ Vcc - 0.2V | 1.5 | - | 3.6 | V |
| Data Retention Current | ldr | V _{CC} = 1.5V CE# ≧ V _{CC} - 0.2V Others at 0.2V or V _{CC} - 0.2V | - | 2 | 10 | mA |
| Chip Disable to Data Retention Time | tcdr | See Data Retention Waveforms (below) | 0 | - | - | ns |
| Recovery Time | t _R | | t RC∗ | - | - | ns |

tRC∗ = Read Cycle Time

DATA RETENTION WAVEFORM








AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM


PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP-II Package Outline Dimension









| SYMBOLS | DIMENSIONS IN MILLMETERS | | | DIMENSIONS IN MILS | | |
|---------|--------------------------|--------|--------|--------------------|------|------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| Α | - | - | 1.20 | - | - | 47.2 |
| A1 | 0.05 | 0.10 | 0.15 | 2.0 | 3.9 | 5.9 |
| A2 | 0.95 | 1.00 | 1.05 | 37.4 | 39.4 | 41.3 |
| b | 0.30 | - | 0.45 | 11.8 | - | 17.7 |
| С | 0.12 | - | 0.21 | 4.7 | - | 8.3 |
| D | 18.212 | 18.415 | 18.618 | 717 | 725 | 733 |
| E | 11.506 | 11.760 | 12.014 | 453 | 463 | 473 |
| E1 | 9.957 | 10.160 | 10.363 | 392 | 400 | 408 |
| е | - | 0.800 | - | - | 31.5 | - |
| L | 0.40 | 0.50 | 0.60 | 15.7 | 19.7 | 23.6 |
| ZD | ı | 0.805 | - | - | 31.7 | - |
| У | - | - | 0.076 | - | - | 3 |
| θ | 0° | 3° | 6° | 0° | 3° | 6° |



AS7C34098A-8TIN

ORDERING INFORMATION

| Package Type | Access Time (Speed/ns) | Temperature Range(℃) | Packing Type | Alliance Memory Part No. |
|---------------|---------------------------|-------------------------|-----------------|-----------------------------|
| 44Pin(400mil) | 8 | -40℃~85℃ | | AS7C34098A-8TIN |
| TSOP-II | | | Tape Reel | AS7C34098A-8TINTR |



Copyright © Alliance Memory All Rights Reserved Part Number: AS7C34098A Document Version: v. 1.4

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights. copyrights: mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.



AS7C34098A-8TIN 256K X 16 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Alliance Memory:

AS7C34098A-8TIN AS7C34098A-8TINTR