



4-V TO 6-V INPUT, 8-A OUTPUT SYNCHRONOUS BUCK PWM SWITCHER WITH INTEGRATED FETS (SWIFT™)

FEATURES

- 30-mΩ MOSFET Switches for High Efficiency at 8-A Continuous Output
- 0.9-V to 3.3-V Adjustable Output Voltage Range With 1% Accuracy
- Externally Compensated
- Fast Transient Response
- Wide PWM Frequency:
 Fixed 350 kHz, 550 kHz or
 Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost


APPLICATIONS


- Low-Voltage, High-Density Systems With Power Distributed at 5 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

DESCRIPTION

As a member of the SWIFTTM family of dc/dc regulators, the TPS54810 low-input voltage high-output current synchronous buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that enables maximum performance under transient conditions and flexibility in choosing the output filter L and C components; an under-voltage-lockout circuit to prevent start-up until the input voltage reaches 3.8 V; an internally or externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54810 is available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT™ designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

| T _A | OUTPUT VOLTAGE | PACKAGE | PART NUMBER |
|----------------|----------------|-------------------------------------|-------------|
| -40°C to 85°C | 0.9 V to 3.3 V | PLASTIC HTSSOP (PWP) ⁽¹⁾ | TPS54810PWP |

⁽¹⁾ The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54810PWPR). See the application section of the data sheet for PowerPAD™ drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

| | | TPS54810 | UNIT | |
|---|---|---------------|----------|--|
| | VIN, SS/ENA, SYNC | -0.3 to 7 | | |
| | RT | -0.3 to 6 | Ī ., | |
| Input voltage range, V _I | VSENSE | -0.3 to 4 | \ | |
| | воот | -0.3 to 17 | | |
| | VBIAS, COMP, PWRGD | -0.3 to 7 | | |
| Output voltage range, V _O | PH | -0.6 to 10 | V | |
| 0 | PH | Internally Li | mited | |
| Source current, I _O | COMP, VBIAS | 6 | mA | |
| | PH | 12 | Α | |
| Sink current, I _S | СОМР | 6 | | |
| | SS/ENA, PWRGD | 10 | mA | |
| Voltage differential | AGND to PGND | ±0.3 | V | |
| Operating virtual junction temperature ra | -40 to 125 | °C | | |
| Storage temperature, T _{stq} | | -65 to 150 | °C | |
| Lead temperature 1,6 mm (1/16 inch) from | ead temperature 1,6 mm (1/16 inch) from case for 10 seconds | | | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| Input voltage range, V _I | 4 | | 6 | V |
| Operating junction temperature, T _J | -40 | | 125 | °C |

DISSIPATION RATINGS(1) (2)

| PACKAGE | THERMAL IMPEDANCE JUNCTION-TO-AMBIENT | T _A ≤ 25°C POWER RATING | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING | |
|---------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--|
| 28-Pin PWP with solder | 18.2 °C/W | 5.49 W ⁽²⁾ | 3.02 W | 2.20 W | |
| 28-Pin PWP without solder | 40.5 °C/W | 2.48 W | 1.36 W | 0.99 W | |

⁽¹⁾ For more information on the PWP package, refer to TI technical brief, literature number SLMA002.

1. 3" x 3", 4 layers, thickness: 0.062"

2. 1.5 oz. copper traces located on the top of the PCB

3. 1.5 oz. copper ground plane on the bottom of the PCB

4. 0.5 oz. copper ground planes on the 2 internal layers

5. 12 thermal vias (see "Recommended Land Pattern" in applications section of this data sheet)

(3) Maximum power dissipation may be limited by over current protection.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

⁽²⁾ Test Board Conditions:



ELECTRICAL CHARACTERISTICS

 T_J = -40°C to 125°C, V_I = 4 V to 6 V unless otherwise noted

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---|--|-------|-------|-------|-------|
| SUPP | LY VOLTAGE, VIN | 1 | ı | | 1 | |
| | Input voltage range, VIN | | 4.0 | | 6.0 | V |
| | | $\rm f_S = 350~kHz,~SYNC \le 0.8~V,~RT~open,~PH~pin~open$ | | 11 | 15.8 | |
| $I_{(Q)}$ | Quiescent current | $f_S = 550 \text{ kHz}, \text{ SYNC} \ge 2.5 \text{ V, RT open},$ PH pin open | | 16 | 23.5 | mA |
| | | Shutdown, SS/ENA = 0 V | | 1.0 | 1.4 | |
| UNDE | R VOLTAGE LOCK OUT | | | | | |
| | Start threshold voltage, UVLO | | | 3.8 | 3.85 | V |
| | Stop threshold voltage, UVLO | | 3.40 | 3.50 | | V |
| | Hysteresis voltage, UVLO | | 0.14 | 0.16 | | V |
| | Rising and falling edge deglitch, UVLO (1) | | | 2.5 | | μs |
| BIAS | VOLTAGE | · | • | | | |
| | Output voltage, VBIAS | I _(VBIAS) = 0 | 2.70 | 2.80 | 2.90 | V |
| | Output current, VBIAS (2) | | | | 100 | μΑ |
| CUML | JLATIVE REFERENCE | | | | · L | |
| V _{ref} | Accuracy | | 0.882 | 0.891 | 0.900 | V |
| REGU | ILATION | | | | '. | |
| | Line (1) (3) | $I_L = 4 \text{ A}, f_S = 350 \text{ kHz}, T_J = 85^{\circ}\text{C}$ | | | 0.04 | 0/ 0/ |
| | Line regulation ⁽¹⁾ (3) | $I_L = 4 \text{ A}, f_s = 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$ | | | 0.04 | %/V |
| | Load regulation ⁽¹⁾ (3) | $I_L = 0 \text{ A to } 8 \text{ A}, f_S = 350 \text{ kHz}, T_J = 85^{\circ}\text{C}$ | | | 0.03 | %/A |
| | Load regulation (*) | $I_L = 0 \text{ A to } 8 \text{ A}, f_S = 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$ | | | 0.03 | %/A |
| OSCII | LLATOR | | | | | |
| | Internally set free rupping frequency range | SYNC ≤ 0.8 V, RT open | 280 | 350 | 420 | kHz |
| | Internally set—free running frequency range | SYNC ≥ 2.5 V, RT open | 440 | 550 | 660 | KHZ |
| | | RT = 180 k Ω (1% resistor to AGND) | 252 | 280 | 308 | |
| | Externally set—free running frequency range | RT = 100 k Ω (1% resistor to AGND) | 460 | 500 | 540 | kHz |
| | | RT = 68 k Ω (1% resistor to AGND) | 663 | 700 | 762 | |
| | High level threshold, SYNC | | 2.5 | | | V |
| | Low level threshold, SYNC | | | | 8.0 | V |
| | Pulse duration, external sychronization, SYNC (1) | | 50 | | | ns |
| | Frequency range, SYNC (1) | | 330 | | 700 | kHz |
| | Ramp valley ⁽¹⁾ | | | 0.75 | | V |
| | Ramp amplitude (peak-to-peak) (1) | | | 1 | | V |
| | Minimum controllable on time (1) | | | | 200 | ns |
| | Maximum duty cycle (1) | | 90% | | | |

⁽¹⁾ Specified by design

⁽²⁾ Static resistive loads only

 $^{^{(3)}}$ Specified by the circuit used in Figure 9



ELECTRICAL CHARACTERISTICS CONTINUED

 T_J = -40°C to 125°C, V_I = 4 V to 6 V unless otherwise noted


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|---|------|------|-------|-------------------|
| ERROR | AMPLIFIER | | | | | |
| | Error amplifier open loop voltage gain | 1 kΩ COMP to AGND ⁽¹⁾ | 90 | 110 | | dB |
| | Error amplifier unity gain bandwidth | Parallel 10 k Ω , 160 pF COMP to AGND ⁽¹⁾ | 3 | 5 | | MHz |
| | Error amplifier common mode input voltage range | Powered by internal LDO ⁽¹⁾ | 0 | | VBIAS | V |
| | Input bias current, VSENSE | VSENSE = V _{ref} | | 60 | 250 | nA |
| | Output voltage slew rate (symmetric), COMP | | 1.0 | 1.4 | | V/μs |
| PWM CC | OMPARATOR | | | | | |
| | PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead-time) | 10-mV overdrive ⁽¹⁾ | | 70 | 85 | ns |
| SLOW-S | START/ENABLE | | | | | |
| | Enable threshold voltage, SS/ENA | | 0.82 | 1.20 | 1.40 | V |
| | Enable hysteresis voltage, SS/ENA (1) | | | 0.03 | | V |
| | Falling edge deglitch, SS/ENA (1) | | | 2.5 | | μs |
| | Internal slow-start time | | 2.6 | 3.35 | 4.1 | ms |
| | Charge current, SS/ENA | SS/ENA = 0V | 3 | 5 | 8 | μА |
| | Discharge current, SS/ENA | SS/ENA = 1.3 V, V _I = 1.5 V | 1.5 | 2.3 | 4.0 | mA |
| POWER | GOOD | | | | | |
| | Power good threshold voltage | VSENSE falling | | 90 | | %V _{ref} |
| | Power good hysteresis voltage ⁽¹⁾ | | | 3 | | %V _{ref} |
| | Power good falling edge deglitch ⁽¹⁾ | | | 35 | | μs |
| | Output saturation voltage, PWRGD | I _(sink) = 2.5 mA | | 0.18 | 0.3 | V |
| | Leakage current, PWRGD | V _I = 3.6 V | | | 1 | μΑ |
| CURRE | NT LIMIT | | | | | |
| | Ourseast limit | V _I = 4.5 V ⁽¹⁾ , output shorted | 9 | 11 | | |
| | Current limit | $V_I = 6 V^{(1)}$, output shorted | 10 | 12 | | Α |
| | Current limit leading edge blanking time | | | 100 | | ns |
| | Current limit total response time | | | 200 | | ns |
| THERMA | AL SHUTDOWN | | | | | |
| | Thermal shutdown trip point ⁽¹⁾ | | 135 | 150 | 165 | °C |
| | Thermal shutdown hysteresis ⁽¹⁾ | | | 10 | | °C |
| OUTPUT | POWER MOSFETS | | | | | |
| | Dower MOSEET awitches | $V_1 = 6 V^{(2)}$ | | 26 | 47 | mO |
| r _{DS(on)} | Power MOSFET switches | $V_1 = 4.5 V^{(2)}$ | | 30 | 60 | mΩ |

⁽¹⁾ Specified by design

 $^{^{(2)} \ \ \}text{Matched MOSFETs, low-side } \\ r_{DS(on)} \ production \ tested, \ high-side \ r_{DS(on)} \ production \ tested.$



PWP PACKAGE (TOP VIEW)




Terminal Functions

| TERM | INAL | DECORIDATION |
|--------|-------|--|
| NAME | NO. | DESCRIPTION |
| AGND | 1 | Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and SYNC pin. Connect PowerPAD to AGND. |
| BOOT | 5 | Bootstrap input. 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver. |
| COMP | 3 | Error amplifier output. Connect frequency compensation network from COMP to VSENSE. |
| PGND | 15–19 | Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. A single point connection to AGND is recommended. |
| PH | 6–14 | Phase input/output. Junction of the internal high-side and low-side power MOSFETs, and output inductor. |
| PWRGD | 4 | Power good open drain output. High-Z when VSENSE \geq 90% V_{ref} , otherwise PWRGD is low. Note that output is low when SS/ENA is low or the internal shutdown signal is active. |
| RT | 28 | Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency. When using the SYNC pin, set the RT value for a frequency at or slightly lower than the external oscillator frequency. |
| SS/ENA | 26 | Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time. |
| SYNC | 27 | Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin. |
| VBIAS | 25 | Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low-ESR 0.1-μF to 1.0-μF ceramic capacitor. |
| VIN | 20-24 | Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low-ESR 10-μF ceramic capacitor. |
| VSENSE | 2 | Error amplifier inverting input. Connect to output voltage through compensation network/output divider. |



FUNCTIONAL BLOCK DIAGRAM





RELATED DC/DC PRODUCTS


- TPS56300—dc/dc controller
- PT6600 series—9-A plugin modules





TYPICAL CHARACTERISTICS























APPLICATION INFORMATION

Figure 9 shows the schematic diagram for a typical TPS54810 application. The TPS54810 (U1) can provide up to 8 A of output current at a nominal output voltage of

1.8 V. For proper thermal performance, the PowerPAD underneath the integrated circuit TPS54810 needs to be soldered well to the printed-circuit board.



Analog and Power Grounds are Tied at the Pad Under the Package of IC

Figure 9. Application Circuit

COMPONENT SELECTION

The values for the components used in this design example were selected for low output ripple voltage and small PCB area. Additional design information is available at www.ti.com.

INPUT FILTER

The input voltage is a nominal 5 VDC. The input filter C10 is a 10- μF ceramic capacitor (Taiyo Yuden). C12, also a 10- μF ceramic capacitor (Taiyo Yuden) provides high frequency decoupling of the TPS54810 from the input supply and must be located as close as possible to the device. Ripple current is carried in both C10 and C12, and the return path to PGND should avoid the current circulating in the output capacitors C5, C7, and C8.

FEEDBACK CIRCUIT

The values for these components have been selected to provide low output ripple voltage. The resistor divider network of R1 and R4 sets the output voltage for the circuit

at 1.8 V. R1, along with R2, R3, C1, C2, and C4 forms the loop compensation network for the circuit. For this design, a Type 3 topology is used.

OPERATING FREQUENCY

In the application circuit, RT is grounded through a 71.5 k Ω resistor to select the operating frequency of 700 kHz. To set a different frequency, place a 68 k Ω to 180 k Ω resistor between RT (pin 28) and analog ground or leave RT floating to select the default of 350 kHz. The resistance can be approximated using the following equation:

$$R = \frac{500 \text{ kHz}}{\text{Switching Frequency}} \times 100 \text{ [k}\Omega]$$
 (1)

OUTPUT FILTER

The output filter is composed of a 0.65- μ H inductor and 3 x 22- μ F capacitor. The inductor is a low dc resistance (0.017 Ω) type, Pulse Engineering PA0277. The capacitors used are 22- μ F, 6.3 V ceramic types with X5R dielectric. The feedback loop is compensated so that the unity gain frequency is approximately 75 kHz.



PCB LAYOUT

Figure 10 shows a generalized PCB layout guide for the TPS54810

The VIN pins are connected together on the printed-circuit board (PCB) and bypassed with a low-ESR ceramic-bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54810 ground pins. The minimum recommended bypass capacitance is $10\text{-}\mu\text{F}$ ceramic capacitor with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.

The TPS54810 has two internal grounds (analog and power). Inside the TPS54810, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS54810, particularly at higher output currents. Ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended. There is an area of ground on the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Additional vias are also used at the ground side of the input and output filter capacitors. The AGND and PGND pins are tied to the PCB ground by connecting them to the ground area under the device as shown. The only components that tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS54810. Use a separate wide trace for the analog ground signal path. The analog ground is used for the voltage set point divider, timing resistor RT, slow-start capacitor and bias capacitor grounds. Connect this trace directly to AGND (Pin 1).

The PH pins are tied together and routed to the output inductor. Since the PH connection is the switching node, the inductor is located close to the PH pins. The area of the PCB conductor is minimized to prevent excessive capacitive coupling.


Connect the boot capacitor between the phase node and the BOOT pin as shown Keep the boot capacitor close to the IC and minimize the conductor trace lengths.

Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, L_{OUT} , C_{OUT} and PGND as small as practical.

Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pin-out, they must be routed close, but maintain as much separation as possible while still keeping the layout compact.

Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace.





O VIAto Ground Plane

Figure 10. PCB Layout



LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and

any area available should be used when 8 A or greater operation is desired. Connection from the exposes area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Eight vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the twelve recommended that enhance thermal performance should be included in areas not under the device package.





Figure 11. Recommended Land Pattern for the 28-Pin PWP PowerPAD



PERFORMANCE GRAPHS (FROM APPLICATION CIRCUIT SHOWN IN FIGURE 9)



(1) Safe operating area is applicable to the test board conditions in the Dissipation Ratings



DETAILED DESCRIPTION

Under Voltage Lock Out (UVLO)

The TPS54810 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 3.80 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 3.5 V. Hysteresis in the UVLO comparator, and a 2.5- μs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- μ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND.

Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu A}$$
 (2)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The ramp-up time set by the capacitor is approximately:

$$t_{(d)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (3)

The actual ramp-up time is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

Voltage Reference

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54810, since it cancels offset errors in the scale and error amplifier circuits.

Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor between the RT pin and AGND and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (4)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor which sets the free running frequency to 80% of the synchronization signal. The following table summarizes the frequency selection configurations:

| SWITCHING FRE- QUENCY | SYNC PIN | RT PIN | | |
|--|------------------------|--|--|--|
| 350 kHz, internally set | Float or AGND | Float | | |
| 550 kHz, internally set | =2.5 V | Float | | |
| Externally set 280 kHz to 700 kHz | Float | R = 68 k to 180 k | | |
| Externally synchro- nized frequency | Synchronization signal | R = RT value for 85% of external synchro- nization frequency | | |

Error Amplifier

The high performance, wide bandwidth, voltage error amplifier sets the TPS54810 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the



particular application needs. Type 2 or type 3 compensation can be employed using external compensation components.

PWM Control

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is reset, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54810 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side

FET is below 2 V. While the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V.

The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

Overcurrent Protection

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100 ns leading edge blanking circuit prevents false tripping of the current limit when the high side switch is turning on. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault condition, and then shutting down upon reaching the thermal shutdown trip point. This sequence repeats until the fault condition is removed.

Power Good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold or SS/ENA is low. When VIN \geq UVLO threshold, SS/ENA \geq enable threshold, and VSENSE > 90% of V_{ref}, the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35 μs falling edge deglitch circuit prevent tripping of the power good comparator due to high frequency noise.



PACKAGE OPTION ADDENDUM

24-Aug-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TPS54810PWP | ACTIVE | HTSSOP | PWP | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TPS54810 | Samples |
| TPS54810PWPR | ACTIVE | HTSSOP | PWP | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TPS54810 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Aug-2018

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS54810PWPR | HTSSOP | PWP | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |

www.ti.com 12-Feb-2019



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| TPS54810PWPR | HTSSOP | PWP | 28 | 2000 | 350.0 | 350.0 | 43.0 | |

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224765/A



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16

PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated