

# **Freescale Semiconductor**

MPX5050 Rev 11, 03/2010

# Integrated Silicon Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated

The MPXx5050 series piezoresistive transducer is a state-of-the-art monolithic silicon pressure sensor designed for a wide range of applications, but particularly those employing a microcontroller or microprocessor with A/D inputs. This patented, single element transducer combines advanced micromachining techniques, thin-film metallization, and bipolar processing to provide an accurate, high level analog output signal that is proportional to the applied pressure.

# MPX5050 MPXV5050 MPVZ5050 Series

0 to 50 kPa (0 to 7.25 psi) 0.2 to 4.7 V Output

#### **Features**

- 2.5% Maximum Error over 0° to 85°C
- · Ideally suited for Microprocessor or Microcontroller-Based Systems
- Temperature Compensated Over -40° to +125°C
- Patented Silicon Shear Stress Strain Gauge
- Durable Epoxy Unibody Element
- · Easy-to-Use Chip Carrier Option

ORDERING INFORMATION								
Device Name	Case		# of Ports		Pressure Type			Device
	No.	None	Single	Dual	Gauge	Differential	Absolute	Marking
Unibody Package (MP)	(5050 Series)							
MPX5050D	867	•				•		MPX5050D
MPX5050DP	867C			•		•		MPX5050DP
MPX5050GP	867B		•		•			MPX5050GP
MPX5050GP1	867B		•		•			MPX5050GP
Small Outline Package	(MPXV5050 S	eries)						
MPXV5050GP	1369		•		•			MPXV5050GP
MPXV5050DP	1351			•		•		MPXV5050DP
MPXV5050GC6U	482A		•		•			MPXV5050G
MPXV5050GC6T1	482A		•		•			MPXV5050G
Small Outline Package	Small Outline Package (Media Resistant Gel) (MPVZ5050 Series)							
MPVZ5050GW7U	1560		•		•			MZ5050GW






### **UNIBODY PACKAGES**



MPX5050D CASE 867-08



MPX5050GP CASE 867B-04



MPX5050DP CASE 857C-05

# **SMALL OUTLINE PACKAGES**



MPVZ5050GW7U CASE 1560-03



MPXV5100GC6U CASE 482A-01



MPXV5050DP CASE 1351-01



MPXV5050GP CASE 1369-01



# **Operating Characteristics**

**Table 1. Operating Characteristics** ( $V_S = 5.0 \text{ Vdc}$ ,  $T_A = 25^{\circ}\text{C}$  unless otherwise noted, P1 > P2. Decoupling circuit shown in Figure 4 required to meet electrical specifications.)

Characteristic		Symbol	Min	Тур	Max	Unit
Pressure Range <sup>(1)</sup>		P <sub>OP</sub>	0	_	50	kPa
Supply Voltage <sup>(2)</sup>		V <sub>S</sub>	4.75	5.0	5.25	Vdc
Supply Current		Io	_	7.0	10	mAdc
Minimum Pressure Offset <sup>(3)</sup> @ V <sub>S</sub> = 5.0 Volts	(0 to 85°C)	V <sub>off</sub>	0.088	0.2	0.313	Vdc
Full Scale Output <sup>(4)</sup> @ $V_S = 5.0 \text{ Volts}$	(0 to 85°C)	V <sub>FSO</sub>	4.587	4.7	4.813	Vdc
Full Scale Span <sup>(5)</sup> @ V <sub>S</sub> = 5.0 Volts	(0 to 85°C)	V <sub>FSS</sub>	_	4.5	_	Vdc
Accuracy <sup>(6)</sup>	(0 to 85°C)	_	_	_	±2.5	%V <sub>FSS</sub>
Sensitivity		V/P	_	90	_	mV/kPa
Response Time <sup>(7)</sup>		t <sub>R</sub>	_	1.0	_	ms
Output Source Current at Full Scale Output		I <sub>o+</sub>	_	0.1	_	mAdc
Warm-Up Time <sup>(8)</sup>		_	_	20	_	ms
Offset Stability <sup>(9)</sup>		_	_	±0.5	_	%V <sub>FSS</sub>

- 1.1.0 kPa (kiloPascal) equals 0.145 psi.
- 2. Device is ratiometric within this specified excitation range.
- 3. Offset ( $V_{\text{off}}$ ) is defined as the output voltage at the minimum rated pressure.
- 4.Full Scale Output ( $V_{\mbox{FSO}}$ ) is defined as the output voltage at the maximum or full rated pressure.
- 5.Full Scale Span (V<sub>FSS</sub>) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
- 6. Accuracy (error budget) consists of the following:

Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range.

Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to and from the minimum or maximum operating temperature points, with zero differential pressure applied.

Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from the minimum or maximum rated pressure at 25°C.

TcSpan: Output deviation over the temperature range of  $0^\circ$  to  $85^\circ C$ , relative to  $25^\circ C$ .

TcOffset: Output deviation with minimum pressure applied, over the temperature range of 0° to 85°C, relative to 25°C.

Variation from Nominal: The variation from nominal values, for Offset or Full Scale Span, as a percent of V<sub>FSS</sub> at 25°C.

- 7. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
- 8. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the Pressure has been stabilized.
- 9. Offset Stability is the product's output deviation when subjected to 1000 hours of Pulsed Pressure, Temperature Cycling with Bias Test.



# **Maximum Ratings**

Table 2. Maximum Ratings<sup>(1)</sup>

Rating	Symbol	Value	Unit
Maximum Pressure (P1 > P2)	P <sub>max</sub>	200	kPa
Storage Temperature	T <sub>stg</sub>	-40° to +125°	°C
Operating Temperature	T <sub>A</sub>	-40° to +125°	°C

<sup>1.</sup> Exposure beyond the specified limits may cause permanent damage or degradation to the device.

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.




Figure 1. Fully Integrated Pressure Sensor Schematic



# **On-chip Temperature Compensation and Calibration**

Figure 3 illustrates the Differential/Gauge Sensing Chip in the basic chip carrier (Case 867). A fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the sensor diaphragm.

The MPX5050/MPXV5050G series pressure sensor operating characteristics, and internal reliability and qualification tests are based on use of dry air as the pressure media. Media, other than dry air, may have adverse effects on sensor performance and long-term reliability. Contact the

factory for information regarding media compatibility in your application.

Figure 2 shows the sensor output signal relative to pressure input. Typical, minimum, and maximum output curves are shown for operation over a temperature range of 0° to 85°C using the decoupling circuit shown in Figure 4. The output will saturate outside of the specified pressure range.

Figure 4 shows the recommended decoupling circuit for interfacing the output of the integrated sensor to the A/D input of a microprocessor or microcontroller. Proper decoupling of the power supply is recommended.




Figure 2. Output vs. Pressure Differential




Figure 3. Cross-Sectional Diagram (not to scale)




Figure 4. Recommended Power Supply Decoupling and Output Filtering (For additional output filtering, please refer to Application Note AN1646)





### **Transfer Function**

Nominal Transfer Value:  $V_{out} = V_S (P \times 0.018 + 0.04)$ 

± (Pressure Error x Temp. Factor x 0.018 x V<sub>S</sub>)

 $V_S = 5.0 V \pm 0.25 Vdc$ 





# PRESSURE (P1)/VACUUM (P2) SIDE IDENTIFICATION TABLE


Freescale designates the two sides of the pressure sensor as the Pressure (P1) side and the Vacuum (P2) side. The Pressure (P1) side is the side containing fluorosilicone gel which protects the die from harsh media. The MPX pressure

sensor is designed to operate with positive differential pressure applied, P1 > P2.

The Pressure (P1) side may be identified by using the table below:

Part Number	Case Type	Pressure (P1) Side Identifier
MPX5050D	867	Stainless Steel Cap
MPX5050DP	867C	Side with Part Marking
MPX5050GP	867B	Side with Port Attached
MPXV5050GP	1369	Side with Port Attached
MPXV5050DP	1351	Side with Part Marking
MPXV5050GC6U/T1	482A	Vertical Port Attached






#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006).
   ALL VERTICAL SURFACES 5° TYPICAL DRAFT.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
U	0.500	0.520	12.70	13.21
D	0.038	0.042	0.96	1.07
G	0.100	BSC	2.54	BSC
Н	0.002	0.010	0.05	0.25
7	0.009	0.011	0.23	0.28
K	0.061	0.071	1.55	1.80
М	0°	7°	0 °	7 °
N	0.444	0.448	11.28	11.38
S	0.709	0.725	18.01	18.41
٧	0.245	0.255	6.22	6.48
w	0.115	0 125	2 92	3 17

### **CASE 482A-01 ISSUE A UNIBODY PACKAGE**



- STYLE 1: PIN 1. VOUT 2. GROUND 3. VCC 4. V1 5. V2 6. VEX
- STYLE 2:
  PIN 1. OPEN
  2. GROUND
  3. -VOUT
  4. VSUPPLY
  5. +VOUT
  6. OPEN
- STYLE 3:
  PIN 1. OPEN
  2. GROUND
  3. +VOUT
  4. +VSUPPLY
  5. -VOUT
  6. OPEN

NOTES:

DIMENSIONING AND TOLERANCING PER

INCHES

0.100 BSC

2. CONTROLLING DIMENSION: INCH.
3. DIMENSION -A- IS INCLUSIVE OF THE MOLD STOP RING. MOLD STOP RING NOT TO EXCEED.

DIM MIN MAX MIN MAX

0.200 0.220 5.08

 0.595
 0.630
 15.11
 16.00

 0.514
 0.534
 13.06
 13.56

 0.027
 0.033
 0.68
 0.84

 0.048
 0.064
 1.22
 1.63

 0.014
 0.016
 0.36
 0.40

 0.695
 0.725
 17.65
 18.42

 
 M
 30° NOM
 30° NOM

 N
 0.475
 0.495
 12.07
 12.57

 R
 0.430
 0.450
 10.92
 11.43
 S 0.090 0.105 2.29 2.66

MILLIMETERS

2.54 BSC

5.59

ANSI Y14.5M, 1982.

16.00 (0.630).

A B

D F

G


M

**CASE 867-08 ISSUE N UNIBODY PACKAGE** 

#### MPX5050

Freescale Semiconductor





FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE:		DOCUMENT NO	l: 98ASB42796B	REV: G
SENSOR, 6 LEAD UNIBO	CASE NUMBER: 867B-04 28 JUL 200			
AP & GP 01ASB09087B		STANDARD: NO	N-JEDEC	

PAGE 1 OF 2

CASE 867B-04 ISSUE G UNIBODY PACKAGE



#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. 867B-01 THRU -3 OBSOLETE, NEW STANDARD 867B-04.

# STYLE 1:


PIN 1: V OUT
2: GROUND
3: VCC
4: V1
5: V2
6: V EX

	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO	D: 98ASB42796B	REV: G
SENSOR, 6 LEAD UNIBO	CASE NUMBER: 867B-04 28 JUL 200			
AP & GP 01ASB09087B		STANDARD: NO	DN-JEDEC	

PAGE 2 OF 2

CASE 867B-04 ISSUE G UNIBODY PACKAGE






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIMETER		
DIM	MIN	MAX	MIN	MAX	
Α	1.145	1.175	29.08	29.85	
В	0.685	0.715	17.40	18.16	
С	0.405	0.435	10.29	11.05	
D	0.027	0.033	0.68	0.84	
F	0.048	0.064	1.22	1.63	
G	0.100	BSC	2.54	BSC	
J	0.014	0.016	0.36	0.41	
K	0.695	0.725	17.65	18.42	
L	0.290	0.300	7.37	7.62	
N	0.420	0.440	10.67	11.18	
Р	0.153	0.159	3.89	4.04	
Q	0.153	0.159	3.89	4.04	
R	0.063	0.083	1.60	2.11	
S	0.220	0.240	5.59	6.10	
U	0.910	BSC	23.11	BSC	
٧	0.182	0.194	4.62	4.93	
W	0.310	0.330	7.87	8.38	
Х	0.248	0.278	6.30	7.06	

STYLE 1:
PIN 1. VOUT
2. GROUND
3. VCC
4. V1
5. V2
6. VEX

**CASE 867C-05 ISSUE F UNIBODY PACKAGE** 





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	DOCUMENT N	0: 98ASA99255D	REV: A
8 LD SNSR, DUAL P	PORT CASE NUMBE	R: 1351–01	27 JUL 2005
	STANDARD: N	ON-JEDEC	

PAGE 1 OF 2

### CASE 1351-01 ISSUE A SMALL OUTLINE PACKAGE



#### NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PPROTRUSIONS. MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 PER SIDE.

DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 MAXIMUM.


STYLE 1:		STYLE 2:		
PIN 1:	GND	PIN	1:	N/C
PIN 2:	+Vout	PIN	2:	٧s
PIN 3:	Vs	PIN	3:	GND
PIN 4:	−Vout	PIN	4:	Vout
PIN 5:	N/C	PIN	5:	N/C
PIN 6:	N/C	PIN	6:	N/C
PIN 7:	N/C	PIN	7:	N/C
PIN 8:	N/C	PIN	8:	N/C

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICAL		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	: 98ASA99255D	REV: A
8 LD SNSR, DUAL	PORT	CASE NUMBER	2: 1351–01	27 JUL 2005
		STANDARD: NO	N-JEDEC	

PAGE 2 OF 2

CASE 1351-01 ISSUE A SMALL OUTLINE PACKAGE





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION N	OT TO SCALE
TITLE:	DOCUMENT	10: 98ASA99303D	REV: B
8 LD SOP, SIDE PO	ORT CASE NUMBI	IR: 1369-01	24 MAY 2005
	STANDARD: 1	ION-JEDEC	

PAGE 1 OF 2

# CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE



NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- △ DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PPROTRUSIONS.


  MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 (0.152) PER SIDE.
- A DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 (0.203) MAXIMUM.

	INCHES		MILLIMETERS			INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
Α	. 300	. 330	7. 11	7. 62	θ	0,	7 <b>°</b>	0°	7°
A 1	. 002	. 010	0. 05	0. 25	_				
b	. 038	. 042	0. 96	1. 07	-				
D	. 465	. 485	11. 81	12. 32	_				
E	.717 BSC		18. 21 BSC		_				
E1	. 465	. 485	11. 81	12. 32	-				
e	. 100	) BSC	2.	54 BSC	-				
F	. 245	. 255	6. 22	6. 47	-				
K	. 120	. 130	3. 05	3. 30	_				
L	. 061	. 071	1. 55	1. 80	_				
М	. 270	. 290	6. 86	7. 36	_				
N	. 080	. 090	2. 03	2. 28	-				
Р	. 009	. 011	0. 23	0. 28	_				
Т	. 115	. 125	2. 92	3. 17	_				
©	© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICA				L L L L L L L L L L L L L L L L L L L				
TITLE:				DOCUMENT NO: 98ASA99303D REV: B			REV: B		
8 LD SOP, SIDE PORT				CASE NUMBER: 1369-01 24 MA			24 MAY 2005		
				STANDARD: NON-JEDEC					

PAGE 2 OF 2

CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO: 98ASA10611D		REV: D	
SO, 8 I/O, .420 X .4	CASE NUMBER: 1560-03		25 FEB 2009	
.100 IN PITCH	STANDARD: NON-JEDEC			

PAGE 1 OF 3

### CASE 1560-03 ISSUE D SMALL OUTLINE PACKAGE





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO: 98ASA10611D		REV: D		
SO, 8 I/O, .420 X .4	CASE NUMBER: 1560-03		25 FEB 2009		
.100 IN PITCH	STANDARD: NON-JEDEC				

PAGE 2 OF 3

# CASE 1560-03 ISSUE D SMALL OUTLINE PACKAGE



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- 2. CONTROLLING DIMENSION: INCH.

- 4. MAXIMUM MOLD PROTRUSION IS .006.
- 5. ALL VERTICAL SURFACES 5' TYPICAL DRAFT.

6 DIMENSION TO CENTER OF LEAD WHEN FORMED PARALLEL.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	AL OUTLINE PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO: 98ASA10611D		REV: D	
SO, 8 I/O, .420 X .4	CASE NUMBER: 1560-03		25 FEB 2009	
.100 IN PITCH	STANDARD: NON-JEDEC			

PAGE 3 OF 3

### CASE 1560-03 ISSUE D SMALL OUTLINE PACKAGE



#### How to Reach Us:

#### Home Page:

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

# Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

# For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2010. All rights reserved.



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# NXP:

<u>MPXV5050DP MPX5050GP1 MPXV5050GP MPX5050DP MPX5050DP MPX5050D MPVZ5050GW7U MPXV5050GC6T1 MPXV5050GC6U</u>