

TS3L110 Quad SPDT High-Bandwidth 10/100 Base-T LAN Switch Differential 8-Channel to 4-Channel Multiplexer/Demultiplexer

1 Features

- Wide Bandwidth (BW = 500 MHz Typical)
- Low Crosstalk ($X_{TALK} = -30$ dB Typical)
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low and Flat ON-State Resistance ($r_{on} = 4 \Omega$ Typ, $r_{on(Flat)} = 1 \Omega$)
- Switching on Data I/O Ports (0 to 5 V)
- V_{CC} Operating Range From 3 V to 3.6 V
- I_{off} Supports Partial Power-Down-Mode Operation
- Data and Control Inputs Have Undershoot Clamp Diodes
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Suitable for Both 10 Base-T and 100 Base-T Signaling

2 Applications

- 10 and 100 Base-T Signal Switching

3 Description

The TS3L110 local area network (LAN) switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (\bar{E}) input. When \bar{E} is low, the switch is enabled, and the I port is connected to the Y port. When \bar{E} is high, the switch is disabled, and the high-impedance state exists between the I and Y ports. The select (S) input controls the data path of the multiplexer/demultiplexer.

The TS3L110 device can be used to replace mechanical relays in LAN applications. This device has low and flat ON-state resistance (r_{on}), wide bandwidth, and low crosstalk, making it suitable for 10/100 Base-T and various other LAN applications. The TS3L110 device can be used to route signals from a 10/100 Base-T Ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations. This device is designed for low channel-to-channel skew and low crosstalk.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \bar{E} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3L110	SOIC (D) 16	9.90 mm x 3.91 mm
	SSOP (DBQ) 16	4.90 mm x 3.90 mm
	TVSOP (DGV) 16	3.60 mm x 4.40 mm
	TSSOP (PW) 16	5.00 mm x 4.40 mm
	VQFN (RGV) 16	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

1 Features	1	8.2 Functional Block Diagram	13
2 Applications	1	8.3 Feature Description	13
3 Description	1	8.4 Device Functional Modes	13
4 Revision History	2	9 Application and Implementation	14
5 Pin Configuration and Functions	3	9.1 Application Information	14
6 Specifications	4	9.2 Typical Application	14
6.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	15
6.2 ESD Ratings	4	11 Layout	16
6.3 Recommended Operating Conditions	4	11.1 Layout Guidelines	16
6.4 Thermal Information	5	11.2 Layout Example	17
6.5 Electrical Characteristics	5	12 Device and Documentation Support	18
6.6 Switching Characteristics	6	12.1 Receiving Notification of Documentation Updates	18
6.7 Dynamic Characteristics	6	12.2 Community Resources	18
6.8 Typical Characteristics	7	12.3 Trademarks	18
7 Parameter Measurement Information	8	12.4 Electrostatic Discharge Caution	18
8 Detailed Description	13	12.5 Glossary	18
8.1 Overview	13	13 Mechanical, Packaging, and Orderable Information	18

4 Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2004) to Revision A

Page

- Added *Device Information* table, *ESD Ratings* table, *Thermal Information* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. 1

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NO.	
S	1	Select input
IA ₀	2	Data I/Os
IA ₁	3	Data I/Os
YA	4	Data I/Os
IB ₀	5	Data I/Os
IB ₁	6	Data I/Os
YB	7	Data I/Os
GND	8	NEED DESCRIPTION
YC	9	Data I/Os
IC ₀	10	Data I/Os
IC ₁	11	Data I/Os
YD	12	Data I/Os
ID ₀	13	Data I/Os
ID ₁	14	Data I/Os
E _{bar}	15	Enable input
V _{CC}	16	NEED DESCRIPTION

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	-0.5	4.6	V
V_{IN}	Control input voltage range ⁽²⁾⁽³⁾	-0.5	7	V
$V_{I/O}$	Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾	-0.5	7	V
I_{IK}	Control input clamp current	$V_{IN} < 0$	-50	mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < 0$	-50	mA
$I_{I/O}$	ON-state switch current ⁽⁵⁾		±128	mA
	Continuous current through V_{CC} or GND		±100	mA
θ_{JA}	Package thermal impedance	D package ⁽⁶⁾	73	°C/W
		DBQ package ⁽⁶⁾	90	
		DGV package ⁽⁶⁾	120	
		PW package ⁽⁶⁾	108	
		RGY package ⁽⁷⁾	39	
T_{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.
- (7) The package thermal impedance is calculated in accordance with JESD 51-5.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. e.

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
V_{IH}	High-level control input voltage (\bar{E} , S)	2	5.5	V
V_{IL}	Low-level control input voltage (\bar{E} , S)	0	0.8	V
$V_{I/O}$	Input/output voltage	0	5.5	V
T_A	Operating free-air temperature	-40	85	°C

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3L110					UNIT
		D (SOIC)	DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGV (VQFN)	
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.0	114.5	139.3	111.5	50.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.3	60.5	57.4	42.0	48.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	50.3	58.2	73.7	57.8	26.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.3	15.3	7.2	4.2	2.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	50.0	57.6	73.0	57.2	26.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	-	-	-	10.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application report](#).

6.5 Electrical Characteristics⁽¹⁾

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	\bar{E}, S	$V_{CC} = 3.6 \text{ V}$,	$I_{IN} = -18 \text{ mA}$				-1.8	V
I_{IH}	\bar{E}, S	$V_{CC} = 3.6 \text{ V}$,	$V_{IN} = 5.5 \text{ V}$				± 1	μA
I_{iL}	\bar{E}, S	$V_{CC} = 3.6 \text{ V}$,	$V_{IN} = \text{GND}$				± 1	μA
I_{off}		$V_{CC} = 0$,	$V_O = 0 \text{ to } 5.5 \text{ V}$,	$V_I = 0$			1	μA
I_{CC}		$V_{CC} = 3.6 \text{ V}$,	$I_{IO} = 0$,	Switch ON or OFF		0.7	1.5	mA
C_{in}	\bar{E}, S	$f = 1 \text{ MHz}$,	$V_{IN} = 0$			2.5	3.5	pF
$C_{io(OFF)}$	I port	$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open,	Switch OFF		3.5	5	pF
	Y port	$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open,	Switch OFF		5.5	7	
$C_{io(ON)}$	I or Y port	$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open,	Switch ON		10.5	13	pF
r_{on}		$V_{CC} = 3 \text{ V}$,	$1.25 \text{ V} \leq V_I \leq V_{CC}$,	$I_O = -10 \text{ mA to } -30 \text{ mA}$		4	8	Ω
$r_{on(Flat)}$ ⁽³⁾		$V_{CC} = 3 \text{ V}$,	$V_I = 1.25 \text{ V and } V_{CC}$,	$I_O = -10 \text{ mA to } -30 \text{ mA}$		1		Ω
Δr_{on} ⁽⁴⁾		$V_{CC} = 3 \text{ V}$,	$1.25 \text{ V} \leq V_I \leq V_{CC}$,	$I_O = -10 \text{ mA to } -30 \text{ mA}$		0.9	2	Ω

- (1) V_I , V_O , I_i , and I_O refer to I/O pins. V_{IN} refers to the control inputs.
(2) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
(3) $r_{on(Flat)}$ is the difference of r_{on} in a given channel at specified voltages.
(4) Δr_{on} is the difference of r_{on} in a given device.

6.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $R_L = 200 \ \Omega$, $C_L = 10 \text{ pF}$
(unless otherwise noted) (see [Figure 5](#) and [Figure 6](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{pd}^{(2)}$	I or Y	Y or I		0.25		ns
t_{PZH} , t_{PZL}	\bar{E} or S	I or Y	0.5		7	ns
t_{PHZ} , t_{PLZ}	\bar{E} or S	I or Y	0.5		5	ns
$t_{sk(p)}^{(3)}$	I or Y	Y or I		0.1	0.2	ns

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
(3) Skew between opposite transitions of the same output $|t_{PHL} - t_{PLH}|$. This parameter is not production tested.


6.7 Dynamic Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP ⁽¹⁾	UNIT
X_{TALK}	$R_L = 100 \ \Omega$,	$f = 250 \text{ MHz}$,	See Figure 7	-26	dB
O_{IRR}	$R_L = 100 \ \Omega$,	$f = 250 \text{ MHz}$,	See Figure 8	-28	dB
BW	$R_L = 100 \ \Omega$,		See Figure 6	500	MHz


- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

6.8 Typical Characteristics




Phase at 627 MHz, -36 Deg
Gain -3 dB at 627 MHz

Figure 1. Gain and Phase vs Frequency



Phase at 250 MHz, 88.2 Deg
Gain -28.5 dB at 250 MHz

Figure 2. OFF Isolation vs Frequency



Phase at 250 MHz, 137.92 Deg
Gain -26 dB at 250 MHz

Figure 3. Crosstalk vs Frequency






Figure 4. Output Voltage and ON-State Resistance vs Input Voltage

7 Parameter Measurement Information



TEST	V _{CC}	S1	R _L	V _I	C _L	V _Δ
t _{PLZ} /t _{PZL}	3.3 V ± 0.3 V	2 x V _{CC}	200 (Ω)	GND	10 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 (Ω)	V _{CC}	10 pF	0.3 V




**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**


- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PHH} are the same as t_{en}.

Figure 5. Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)



TEST	V _{CC}	S1	R _L	V _{IN} (see Note B)	C _L
t _{sk(p)}	3.3 V ± 0.3 V	GND	200 Ω	V _{CC} or GND	10 pF




VOLTAGE WAVEFORMS
PULSE SKEW [t_{sk(p)}]

- A. C_L includes probe and jig capacitance.
- B. Switch is ON during the measurement of t_{sk(p)}, that is, voltage at E = 0 and S = V_{CC} or GND.

Figure 6. Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)



A. C_L includes probe and jig capacitance.


Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_S = 0$, $V_E = 0$, and YA is the input, the output is measured at IA_0 . All unused analog I/O ports are left open.

HP8753ES Setup

- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35$ V
- ST = 2 s
- P1 = 0 dBm

Parameter Measurement Information (continued)



- A. C_L includes probe and jig capacitance.
- B. A 50- Ω termination resistor is needed to match the loading of the network analyzer


Figure 8. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_S = 0$, $V_E = 0$, and YA is the input, the output is measured at IB_0 . All unused analog input (Y) ports are connected to GND, and output (I) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES Setup

- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35$ V
- ST = 2 s
- P1 = 0 dBm

Parameter Measurement Information (continued)



- A. C_L includes probe and jig capacitance.
- B. A 50- Ω termination resistor is needed to match the loading of the network analyzer

Figure 9. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_S = V_{CC}$, $V_E = 0$, and YA is the input, the output is measured at IA_0 . All unused analog input (Y) ports are left open, and output (I) ports are connected to GND through 50- Ω pull-down resistors.

HP8753FS Setup


- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35\text{ V}$
- ST = 2 s
- P1 = 0 dBm

8 Detailed Description

8.1 Overview

The TI TS3L110 LAN switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (E) input. When E is low, the switch is enabled, and the I port is connected to the Y port. When E is high, the switch is disabled, and the high-impedance state exists between the I and Y ports. The select (S) input controls the data path of the multiplexer/demultiplexer.

8.2 Functional Block Diagram



8.3 Feature Description

I_{off} supports Partial-Power-Down Mode Operation.

The TS3L110 device ensures the signal path is high impedance state when V_{CC} = 0 V.

8.4 Device Functional Modes

The TS3L110 supports a power down mode which reduces the current consumption of the device and places all the signal paths in a high impedance state. To place the TS3L100 in power down mode, set the \bar{E} pin with a logic high voltage as seen in Table 1.

Table 1. Function Table

INPUTS		INPUT/OUTPUT YX	FUNCTION
\bar{E}	S		
L	L	IX ₀	YX = IX ₀
L	H	IX ₁	YX = IX ₁
H	X	Z	Disconnect

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many Local Area Network (LAN) applications in which the ethernet hubs or controllers have a limited number of I/Os or need to route signals from a single ethernet PHY to multiple ethernet jacks. The TS3L110 solution can effectively expand the limited I/Os by switching between multiple Ethernet jacks to interface them to a single Ethernet PHY.

9.2 Typical Application




Figure 10. Typical Application Schematic

9.2.1 Design Requirements


Ensure that all of the signals passing through the switch are within the recommended operating ranges. To ensure proper performance, see Recommended Operating Conditions.

9.2.2 Detailed Design Procedure

The TS3L110 can be properly operated without any external components. TI recommends that the digital control pins **S** and \bar{E} be pulled up to **V_{CC}** or down to **GND** to avoid undesired switch positions that could result from the floating pin. Connect the exposed thermal pad to ground.

Typical Application (continued)

9.2.3 Application Curves



Phase at 627 MHz, -36 Deg

Gain -3 dB at 627 MHz

Figure 11. Gain and Phase vs Frequency

10 Power Supply Recommendations

Power to the device is supplied through the VCC pins. TI recommends placing a bypass capacitor as close to the supply pin (VCC) as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

- TI recommends keeping the high-speed signals as short as possible.
- Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
- When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
- Do not route traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.
- Avoid stubs on the high-speed signals because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.
- Route all high-speed signal traces over continuous GND planes, with no interruptions. Avoid crossing over anti-etch, commonly found with plane splits.
- Due to high-frequency signals, a printed-circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in [Figure 12](#).
- The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.




Figure 12. Four-Layer Board Stackup

11.2 Layout Example




Figure 13. Layout Example

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3L110D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110	Samples
TS3L110DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110	Samples
TS3L110DBQRG4	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110	Samples
TS3L110DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110	Samples
TS3L110DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110	Samples
TS3L110DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110	Samples
TS3L110DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110	Samples
TS3L110PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110	Samples
TS3L110PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110	Samples
TS3L110PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110	Samples
TS3L110PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110	Samples
TS3L110RGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L110DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3L110DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3L110DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3L110PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3L110RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3L110DBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
TS3L110DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
TS3L110DR	SOIC	D	16	2500	333.2	345.9	28.6
TS3L110PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TS3L110RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

GENERIC PACKAGE VIEW

DBQ 16

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4073301-2/1

EXAMPLE BOARD LAYOUT

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X


4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - G. Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4208122-3/P 03/14

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated