# Low Skew, 1-to-10 Differential-to-3.3V, 2.5V LVPECL/ECL Fanout Buffer

## 85310**I**-01


### DATA SHEET

## **General Description**


The 85310I-01 is a low skew, high performance 1-to-10 Differential-to-2.5V/3.3V ECL/LVPECL Fanout Buffer. The CLKx, nCLKx pairs can accept most standard differential input levels. The 85310I-01 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 85310I-01 ideal for those clock distribution applications demanding well defined performance and repeatability.

#### **Features**

- Ten differential 2.5V, 3.3V LVPECL/ECL output pair
- Two selectable differential input pairs
- Differential CLKx/nCLKx pairs can accept the following interface levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 700MHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (typical)
- Part-to-part skew: 140ps (typical)
- Propagation delay: 2ns (typical)
- Additive phase jitter, RMS: <0.13ps (typical)</li>
- LVPECL mode operating voltage supply range:  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0V$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{EE} = -3.8V$  to -2.375V
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS compliant package



## **Pin Assignment**



7mm x 7mm x 1.4mm package body Y Package Top View

85310I-01 Rev I 7/8/15



## Table 1. Pin Descriptions

Number	Name	T	уре	Description
1	V <sub>CC</sub>	Power		Positive supply pin.
2	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1 inputs. When LOW, selects CLK0, nCLK0 inputs. LVCMOS / LVTTL interface levels.
3	CLK0	Input	Pulldown	Non-inverting differential clock input.
4	nCLK0	Input	Pullup	Inverting differential clock input.
5	nc	Unused		No connect.
6	CLK1	Input	Pulldown	Non-inverting differential clock input.
7	nCLK1	Input	Pullup	Inverting differential clock input.
8	V <sub>EE</sub>	Power		Negative supply pin.
9, 16, 25, 32	V <sub>CCO</sub>	Power		Output supply pins.
10, 11	nQ9, Q9	Output		Differential output pair. LVPECL interface levels.
12, 13	nQ8, Q8	Output		Differential output pair. LVPECL interface levels.
14, 15	nQ7, Q7	Output		Differential output pair. LVPECL interface levels.
17, 18	nQ6, Q6	Output		Differential output pair. LVPECL interface levels.
19, 20	nQ5, Q5	Output		Differential output pair. LVPECL interface levels.
21, 22	nQ4, Q4	Output		Differential output pair. LVPECL interface levels.
23, 24	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
26, 27	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
28, 29	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
30, 31	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	47.9°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{CC} = V_{CCO} = 2.375V$  to 3.8V;  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		2.375	3.3	3.8	V
V <sub>CCO</sub>	Output Supply Voltage		2.375	3.3	3.8	V
I <sub>EE</sub>	Power Supply Current				120	mA

#### Table 3B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCO} = 2.375V$ to 3.8V; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub> Input High Voltage		$V_{CC} = 3.3V$	2		V <sub>CC</sub> + 0.3	V	
			V <sub>CC</sub> = 2.5V	1.7		V <sub>CC</sub> + 0.3	V
V	V <sub>IL</sub> Input Low Voltage		$V_{CC} = 3.3V$	-0.3		0.8	V
۷IL			V <sub>CC</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	CLK_SEL	$V_{CC} = V_{IN} = 3.8V$			150	μA
IIL	Input Low Current	CLK_SEL	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μA

Table 30. Do Gharacteristics, $v_{CC} = v_{CCO} = 2.3737$ to $3.07$ , $v_{EE} = 0.07$ , $r_A = -400$ to $0.0000$								
Parameter		Test Conditions	Minimum	Typical	Maximum	Units		
Input High Current	CLK[0:1],	$V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$			150	μA		
I <sub>IH</sub> Input High Current	nCLK[0:1]	$V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$			5	μA		
Input Low Current	CLK[0:1]	$V_{CC} = 3.8V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μA		
	nCLK[0:1]	$V_{CC} = 3.8V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μA		
Peak-to-Peak Voltage	; NOTE 1		0.15		1.3	V		
Common Mode Rang	e; NOTE 1, 2		V <sub>EE</sub> + 0.5		V <sub>CC</sub> – 0.85	V		
-	Parameter         Input High Current         Input Low Current         Peak-to-Peak Voltage	Parameter       Input High Current     CLK[0:1], nCLK[0:1]       Input Low Current     CLK[0:1]	Test ConditionsParameterTest ConditionsInput High Current $CLK[0:1]$ , $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ Input Low Current $CLK[0:1]$ $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ Input Low Current $CLK[0:1]$ $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ Peak-to-Peak Voltage; NOTE 1 $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$	ParameterTest ConditionsMinimumInput High Current $CLK[0:1]$ , $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ Input Low Current $CLK[0:1]$ $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ $-5$ Input Low Current $CLK[0:1]$ $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ $-5$ Peak-to-Peak Voltage; NOTE 1 $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ $-150$	ParameterTest ConditionsMinimumTypicalInput High Current $CLK[0:1]$ , $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ Input Low Current $CLK[0:1]$ $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ Input Low Current $CLK[0:1]$ $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ -5Peak-to-Peak Voltage; NOTE 1 $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ -150	ParameterTest ConditionsMinimumTypicalMaximumInput High Current $CLK[0:1]$ , $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ 150Input Low Current $CLK[0:1]$ $V_{CC} = V_{IN} = 3.8V \text{ or } 2.625V$ 5Input Low Current $CLK[0:1]$ $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ -5Input Low Current $CLK[0:1]$ $V_{CC} = 3.8V \text{ or } 2.625V$ , $V_{IN} = 0V$ -150Peak-to-Peak Voltage; NOTE 10.151.3		

#### Table 3C. DC Characteristics, $V_{CC} = V_{CCO} = 2.375V$ to 3.8V; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to 85°C

NOTE 1:  $V_{\rm IL}$  should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V<sub>IH</sub>.

#### Table 3D. LVPECL DC Characteristics, $V_{CC} = V_{CCO} = 2.375V$ to 3.8V; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CCO</sub> – 1.4		V <sub>CCO</sub> – 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CCO</sub> – 2.0		V <sub>CCO</sub> – 1.7	V
V <sub>swing</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>CCO</sub> – 2V.

## **AC Electrical Characteristics**

#### Table 4. AC Characteristics, $V_{CC} = V_{CCO} = 2.375V$ to 3.8V; $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				700	MHz
<i>t</i> jit	Additive Phase Jitter, RMS; refer to Additive Phase Jitter section			<0.13		ps
t <sub>PD</sub>	Propagation Delay; NOTE 1			2	2.5	ns
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 3			140	340	ps
<i>t</i> sk(o)	Output Skew; NOTE 3, 4			30	55	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at 500MHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 3: This parameter is defined according with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

## **Additive Phase Jitter**


The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


## **Parameter Measurement Information**




LVPECL Output Load AC Test Circuit




Part-to-Part Skew




**Propagation Delay** 



**Differential Input Level** 




**Output Skew** 



**Output Rise/Fall Time** 

## **Parameter Measurement Information**



Output Duty Cycle/Pulse Width/Period

## **Application Information**

## Wiring the Differential Input to Accept Single-Ended Levels

*Figure 1* shows how the differential input can be wired to accept single-ended levels. The reference voltage V\_REF = V<sub>CC</sub>/2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V<sub>CC</sub> = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

#### **Recommendations for Unused Input Pins**

#### Inputs:

#### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### Single-ended LVPECL Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Outputs:**

#### **LVPECL** Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2F* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.




Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 2F. CLK/nCLK Input Driven by a 2.5V SSTL Driver

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 3A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3B. 3.3V LVPECL Output Termination

#### Termination for 2.5V LVPECL Outputs

*Figure 4A* and *Figure 4B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to V<sub>CC</sub> – 2V. For V<sub>CC</sub> = 2.5V, the V<sub>CC</sub> – 2V is very close to ground




Figure 4A. 2.5V LVPECL Driver Termination Example




Figure 4C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C.* 




Figure 4B. 2.5V LVPECL Driver Termination Example

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS5310I-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS5310I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC}$  = 3.8V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.8V \* 120mA = 456mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 10 \* 30mW = 300mW

Total Power\_MAX (3.8V, with all outputs switching) = 456mW + 300mW = 756mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA} * Pd_{total} + T_A$ 

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.756W * 42.1^{\circ}C/W = 116.8^{\circ}C$ . This is well below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

#### Table 5. Thermal Resistance $\theta_{\text{JA}}$ for 32 Lead LQFP, Forced Convection

	$\theta_{JA}$ by Velocity				
Linear Feet per Minute	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W		
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.					

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 5.




Figure 5. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CCO</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} 0.935V$ ( $V_{CCO\_MAX} - V_{OH\_MAX}$ ) = 0.935V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} 1.67V$ ( $V_{CCO\_MAX} - V_{OL\_MAX}$ ) = 1.67V

Pd\_H is power dissipation when the output drives high.

 $\ensuremath{\mathsf{Pd}\_L}$  is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW}$ 

 $\mathsf{Pd}_{\mathsf{L}} = [(\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CCO}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = 10.2\mathsf{mW}$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

Rev I 7/8/15



## **Reliability Information**

#### Table 6. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead LQFP

$ heta_{JA}$ by Velocity						
Linear Feet per Minute	0	200	500			
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W			
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W			
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.						


#### **Transistor Count**

The transistor count for 85310I-01 is: 1034

Pin compatible with MC100LVEP111

## Package Outline and Package Dimensions

Package Outline - Y Suffix for 32 Lead LQFP



#### Table 7. Package Dimensions for 32 Lead LQFP

JEDEC Variation: BBA All Dimensions in Millimeters							
Symbol	Minimum	Nominal	Maximum				
Ν		32					
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09		0.20				
D & E		9.00 Basic					
D1 & E1		7.00 Basic					
D2 & E2		5.60 Ref.					
е		0.80 Basic					
L	0.45	0.60	0.75				
θ	0°		<b>7</b> °				
CCC			0.10				

Reference Document: JEDEC Publication 95, MS-026



## **Ordering Information**

#### Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85310AYI-01LF	ICS5310AI01L	"Lead-Free" 32 Lead LQFP	Tray	-40°C to 85°C
85310AYI-01LFT	ICS5310AI01L	"Lead-Free" 32 Lead LQFP	Tape & Reel	-40°C to 85°C
85310AYI-01LN	ICS5310AI01N	Lead-Free/Annealed 32 Lead LQFP	Tray	-40°C to 85°C
85310AYI-01LNT	ICS5310AI01N	Lead-Free/Annealed 32 Lead LQFP	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" and "LN" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В	T4	4	AC Characteristics table - t <sub>PD</sub> row, revised value from 2.25ns Max. to 2.5ns Max.	4/29/02
В		8	Added Termination for LVPECL Outputs.	5/29/02
С	T3D	4	Added LVPECL DC Characteristics table. Changed part number from ICS85310-01 to 85310I-01 in title and all subsequent areas throughout the datasheet.	7/26/02
D	T3A	3 7	Power Supply table - increased max. value for $I_{EE}$ to 120mA from 30mA max. Power Considerations have re-adjusted to the increased $I_{EE}$ value.	10/22/02
E	T2	2 3 6 7 12	<ul> <li>Pin Characteristics - changed C<sub>IN</sub> 4pF max. to 4pF typical.</li> <li>Absolute Maximum Ratings - updated Outputs.</li> <li>Updated Single Ended Signal Driving Differential Input drawing and LVPECL Output Termination drawings.</li> <li>Added Differential Clock Input Interface section.</li> <li>Added Lead Free/Annealed part number.</li> </ul>	6/14/04
F	Т8	1 5 13	Features Section - added Additive Phase Jitter bullet. Added Additive Phase Jitter Section. Ordering Information Table - added Lead-Free Note.	6/22/05
F	Т8	7 14	Added <i>Recommendations for Unused Input and Output Pins.</i> Ordering Information Table - added lead-free part number and marking.	1/16/06
G	T3D	4 10 - 11	$\begin{array}{l} \mbox{LVPECL DC Characteristics Table -corrected V_{OH} max. from V_{CCO} - 1.0V to V_{CCO} - 0.9V; and V_{SWING} max. from 0.85V to 1.0V. \\ \mbox{Power Considerations - corrected power dissipation to reflect V_{OH} max in Table 3D. } \end{array}$	4/11/07
Н	T3B T3D	3 4 9 11	<ul> <li>LVCMOS DC Characteristics Table - corrected I<sub>IH</sub>/I<sub>IL</sub> specs. Added missing V<sub>IH</sub>/V<sub>IL</sub> 2.5V specs.</li> <li>LVPECL DC Characteristics Table - corrected V<sub>OH</sub> max. from 0.9V to V<sub>CCO</sub> - 0.9V.</li> <li>Updated <i>Differential Clock Input Interface</i> section.</li> <li>Added <i>Termination for 2.5V LVPECL Outputs</i> section.</li> <li>Converted datasheet format.</li> </ul>	4/23/09
I		1 10	Pin Assignment - corrected typo on pin 16 from "cco" to "Vcco". Termination for 3.3V LVPECL Outputs - updated Diagrams 3A & 3B. Updated Header/Footer of datasheet.	1/15/10
Ι	Т8	16	Ordering Information Table - add "T" at end of Part/Order Number for 85310AYI-01LN.	1/25/10
I	Т8	16	Ordering Information Table - Removed leaded devices. Updated data sheet format.	7/8/15



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

#### Tech Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology): 85310AYI-01LF 85310AYI-01LFT 85310AYI-01LN 85310AYI-01LNT