


SLUS482B - APRIL 2001 - REVISED DECEMBER 2004

- Controls Boost Preregulator to Near-Unity Power Factor
- World Wide Line Operation
- Over-Voltage Protection
- Accurate Power Limiting
- Average Current Mode Control
- Improved Noise Immunity
- Improved Feed-Forward Line Regulation
- Leading Edge Modulation
- 150-μA Typical Start-Up Current
- Low-Power BiCMOS Operation
- 10.8-V to 17-V Operation
- Programmable Output Voltage (Tracking Boost Topology)

D, DW, N, and PW PACKAGES (TOP VIEW)




description

The UCC2819/UCC3819 provides all the functions necessary for active power factor corrected preregulators. The controller achieves near unity power factor by shaping the ac-input line current waveform to correspond to that of the ac-input line voltage. Average current mode control maintains stable, low distortion sinusoidal line current.

Designed in Texas Instrument's BiCMOS process, the UCC3819 offers new features such as lower start-up current, lower power dissipation, overvoltage protection, a shunt UVLO detect circuitry and a leading-edge modulation technique to reduce ripple current in the bulk capacitor.

The UCC3819 allows the output voltage to be programmed by bringing out the error amplifier noninverting input. Available in the 16-pin D, DW, N, and PW packages.

block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLUS482B - APRIL 2001 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, VCC	V
Gate drive current, continuous 0.2 A	Α
Gate drive current 1.2 A	Α
Input voltage, CAI, MOUT 8 \	V
Input voltage, PKLMT 5 \	V
Input voltage, VSENSE, OVP/EN, VAI	V
Input current, RT, IAC, PKLMT	Α
Maximum negative voltage, DRVOUT, PKLMT, MOUT	V
Power dissipation	٧

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

AVAILABLE OPTIONS

_		PACKAGE DEVICES								
TJ	D PACKAGE	DW PACKAGE	N PACKAGE	PW PACKAGE						
0°C to 70°C	UCC3819D	UCC3819DW	UCC3819N	UCC3819PW						
-40°C to 85°C	UCC2819D	UCC2819DW	UCC2819N	UCC2819PW						

[†] The D, DW, and PW packages are available taped and reeled. Add TR suffix to device type (e.g. UCC3819DTR) to order quantities of 2500 devices per reel.

electrical characteristics, T_A = 0°C to 70°C for the UCC3819, -40°C to 85°C for the UCC2819, VCC = 12 V, R_T = 22 k Ω , C_T = 270 pF, (unless otherwise noted)

supply current

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Supply current, off	VCC = (VCC turnon threshold -0.3 V)		150	300	μΑ
Supply current, on	VCC = 12 V, No load on DRVOUT	2	4	6	mA

UVLO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VCC turnon threshold		9.7	10.2	10.8	V
VCC turnoff threshold		9.4	9.7		V
UVLO hysteresis		0.3	0.5		V

voltage amplifier

PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNITS
VIO	VAOUT = 2.75 V,	VCM = 3.75 V	-15		15	mV
VAI bias current	VAOUT = 2.75 V,	VCM = 3.75 V		50	200	nA
VSENSE bias current	VSENSE = VREF,	VAOUT = 2.5 V		50	200	nA
CMRR	VCM = 1 V to 7.5 V		50	70		dB
Open loop gain	VAOUT = 2 V to 5 V		50	90		dB
High-level output voltage	I _L = -150 μA		5.3	5.5	5.6	V
Low-level output voltage	I _L = 150 μA		0	50	150	mV



electrical characteristics, T_A = 0°C to 70°C for the UCC3819, -40°C to 85°C for the UCC2819, VCC = 12 V, R_T = 22 k Ω , C_T = 270 pF, (unless otherwise noted)

over voltage protection and enable

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Over voltage reference		VREF +0.48	VREF +0.50	VREF +0.52	٧
Hysteresis		300	500	600	mV
Enable threshold		1.7	1.9	2.1	V
Enable hysteresis		0.1	0.2	0.3	V

current amplifier

PARAMETER	TES	TEST CONDITIONS			MAX	UNITS
Input offset voltage	V _{CM} = 0 V,	VCAOUT = 3 V	-3.5	0	2.5	mV
Input bias current	V _{CM} = 0 V,	VCAOUT = 3 V		-50	-100	nA
Input offset current	V _{CM} = 0 V,	VCAOUT = 3 V		25	100	nA
Open loop gain	V _{CM} = 0 V,	VCAOUT = 2 V to 5 V	90			dB
Common-mode rejection ratio	$V_{CM} = 0 \text{ V to } 1.5 \text{ V},$	V _{CAOUT} = 3 V	60	80		dB
High-level output voltage	I _L = -120 μA		5.6	6.5	6.8	V
Low-level output voltage	I _L = 1 mA		0.1	0.2	0.5	V
Gain bandwidth product	See Note 1			2.5		MHz

voltage reference

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input voltage, (UCC3819)	$T_A = 0$ °C to 70°C	7.387	7.5	7.613	V
Input voltage, (UCC2819)	$T_A = -40$ °C to 85°C	7.369	7.5	7.631	V
Load regulation	IREF = 1 mA to 2 mA	0		10	mV
Line regulation	VCC = 10.8 V to 15 V, See Note 2	0		10	mV
Short-circuit current	V _{REF} = 0 V	-20	-25	-50	mA

oscillator

PARAMETER	TE	TEST CONDITIONS			TYP	MAX	UNITS
Initial accuracy	T _A = 25°C			85	100	115	kHz
Voltage stability	VCC = 10.8 V to 15 V			-1		1	%
Total variation	Line, temp,	See Note 1		80		120	kHz
Ramp peak voltage				4.5	5	5.5	V
Ramp amplitude voltage (peak to peak)				3.5	4	4.5	V

NOTES: 1. Ensured by design, Not production tested.

2. Reference variation for V_{CC} < 10.8 V is shown in Figure 2.



SLUS482B - APRIL 2001 - REVISED DECEMBER 2004

electrical characteristics, T_A = 0°C to 70°C for the UCC3819, -40°C to 85°C for the UCC2819, VCC = 12 V, R_T = 22 k Ω , C_T = 270 pF, (unless otherwise noted)

peak current limit

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
PKLMT reference voltage		-15		15	mV
PKLMT propagation delay		150	350	500	ns

multiplier

PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	UNITS
I _{MOUT} , high line, low power output current, (0°C to 85°C)	$I_{AC} = 500 \mu A$,	$V_{FF} = 4.7 V$,	VAOUT = 1.25 V	0	-6	-20	μΑ
I _{MOUT} , high line, low power output current, (–40°C to 85°C)	$I_{AC} = 500 \mu A$,	$V_{FF} = 4.7 V$,	VAOUT = 1.25 V	0		-23	μΑ
I _{MOUT} , high line, high power output current	I _{AC} = 500 μA,	V _{FF} = 4.7 V,	VAOUT = 5 V	-70	-90	-105	μА
I _{MOUT} , low line, low power output current	I _{AC} = 150 μA,	V _{FF} = 1.4 V,	VAOUT = 1.25 V	-10	-19	-50	μΑ
I _{MOUT} , low line, high power output current	I _{AC} = 150 μA,	$V_{FF} = 1.4 V,$	VAOUT = 5 V	-268	-300	-346	μΑ
I _{MOUT} , IAC limited	$I_{AC} = 150 \mu A$	$V_{FF} = 1.3 V$,	VAOUT = 5 V	-250	-300	-400	μΑ
Gain constant (K)	$I_{AC} = 300 \mu A$	$V_{FF} = 3 V$,	VAOUT = 2.5 V	0.5	1	1.5	1/V
	$I_{AC} = 150 \mu\text{A},$	$V_{FF} = 1.4 V$,	VAOUT = 0.25 V		0	-2	μА
I _{MOUT} , zero current	$I_{AC} = 500 \mu A$	$V_{FF} = 4.7 V$	VAOUT = 0.25 V		0	-2	μΑ
I _{MOUT} , zero current, (0°C to 85°C)	I _{AC} = 500 μA,	$V_{FF} = 4.7 V$,	VAOUT = 0.5 V		0	-3	μА
I _{MOUT} , zero current, (-40°C to 85°C)	I _{AC} = 500 μA,	$V_{FF} = 4.7 V$,	VAOUT = 0.5 V		0	-3.5	μА
Power limit (I _{MOUT} x V _{FF})	$I_{AC} = 150 \mu\text{A},$	V _{FF} = 1.4 V,	VAOUT = 5 V	-375	-420	-485	μW

feed-forward

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VFF output current	$I_{AC} = 300 \mu\text{A}$	-140	-150	-160	μΑ

gate driver

PARAMETER		TEST CONDI	MIN	TYP	MAX	UNITS	
Pullup resistance	$I_{O} = -100 \text{ mA to } -$	–200 mA			5	12	Ω
Pulldown resistance	I _O = 100 mA				2	10	Ω
Output rise time	C _L = 1 nF,	$R_L = 10 \Omega$,	$V_{DRVOUT} = 0.7 V \text{ to } 9 V$		25	50	ns
Output fall time	C _L = 1 nF,	$R_L = 10 \Omega$,	V _{DRVOUT} = 9 V to 0.7 V		10	50	ns
Maximum duty cycle				93	95	100	%
Minimum controlled duty cycle	At 100 kHz					2	%

zero power

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Zero power comparator threshold	Measured on VAOUT	0.20	0.33	0.50	V



pin descriptions

CAI: (current amplifier noninverting input) Place a resistor between this pin and the GND side of current-sense resistor. This input and the inverting input (MOUT) remain functional down to and below GND.

CAOUT: (current amplifier output) This is the output of a wide bandwidth operational amplifier that senses line current and commands the PFC pulse-width modulator (PWM) to force the correct duty cycle. Compensation components are placed between CAOUT and MOUT.

CT: (oscillator timing capacitor) A capacitor from CT to GND sets the PWM oscillator frequency according to:

$$f \approx \left(\frac{0.6}{RT \times CT}\right)$$

The lead from the oscillator timing capacitor to GND should be as short and direct as possible.

DRVOUT: (gate drive) The output drive for the boost switch is a totem-pole MOSFET gate driver on DRVOUT. Use a series gate resistor to prevent interaction between the gate impedance and the output driver that might cause the DRVOUT to overshoot excessively. See characteristic curve (Figure 13) to determine minimum required gate resister value. Some overshoot of the DRVOUT output is always expected when driving a capacitive load.

GND: (ground) All voltages measured with respect to ground. VCC and REF should be bypassed directly to GND with a 0.1- μ F or larger ceramic capacitor.

IAC: (current proportional to input voltage) This input to the analog multiplier is a current proportional to instantaneous line voltage. The multiplier is tailored for very low distortion from this current input (I_{IAC}) to multiplier output. The recommended maximum I_{IAC} is 500 μ A.

MOUT: (multiplier output and current amplifier inverting input) The output of the analog multiplier and the inverting input of the current amplifier are connected together at MOUT. As the multiplier output is a current, this is a high-impedance input so the amplifier can be configured as a differential amplifier. This configuration improves noise immunity and allows for the leading-edge modulation operation. The multiplier output current is limited to $(2 \times I_{AC})$. The multiplier output current is given by the equation:

$$I_{MOUT} = \frac{I_{IAC} \times (V_{VAOUT} - 1)}{V_{VFF}^2 \times K}$$

where $K = \frac{1}{V}$ is the multiplier gain constant.

OVP/EN: (over-voltage/enable) A window comparator input that disables the output driver if the boost output voltage is a programmed level above the nominal or disables both the PFC output driver and resets SS if pulled below 1.9 V (typ).

PKLMT: (PFC peak current limit) The threshold for peak limit is 0 V. Use a resistor divider from the negative side of the current sense resistor to VREF to level shift this signal to a voltage level defined by the value of the sense resistor and the peak current limit. Peak current limit is reached when PKLMT voltage falls below 0 V.

RT: (oscillator charging current) A resistor from RT to GND is used to program oscillator charging current. A resistor between 10 k Ω and 100 k Ω is recommended. Nominal voltage on this pin is 3 V.



SLUS482B - APRIL 2001 - REVISED DECEMBER 2004

pin descriptions (continued)

VAI: (voltage amplifier non-inverting input) This input can be tied to the VREF or any other voltage reference (\leq 7.5 V) to set the boost regulator output voltage.

VAOUT: (voltage amplifier output) This is the output of the operational amplifier that regulates output voltage. The voltage amplifier output is internally limited to approximately 5.5 V to prevent overshoot.

VCC: (positive supply voltage) Connect to a stable source of at least 20 mA between 10 V and 17 V for normal operation. Bypass VCC directly to GND to absorb supply current spikes required to charge external MOSFET gate capacitances. To prevent inadequate gate drive signals, the output devices are inhibited unless V_{VCC} exceeds the upper under-voltage lockout voltage threshold and remains above the lower threshold.

VFF: (feed-forward voltage) The RMS voltage signal generated at this pin by mirroring 1/2 of the I_{IAC} into a single pole external filter. At low line, the VFF roll should be 14 V.

VSENSE: (voltage amplifier inverting input) This is normally connected to a compensation network and to the boost converter output through a divider network.

VREF: (voltage reference output) VREF is the output of an accurate 7.5-V voltage reference. This output is capable of delivering 20 mA to peripheral circuitry and is internally short-circuit current limited. VREF is disabled and remains at 0 V when V_{VCC} is below the UVLO threshold. Bypass VREF to GND with a 0.1- μ F or larger ceramic capacitor for best stability. Please refer to Figures 8 and 9 for VREF line and load regulation characteristics.

APPLICATION INFORMATION

The UCC3819 is based on the UCC3818 PFC preregulator. For a more detailed application information for this part, please refer to the UCC3818 datasheet product folder.

The main difference between the UCC3818 and the UCC3819 is that the non-inverting input of the voltage error amplifier is made available to the user through an external pin (VAI) in the UCC3819. The SS pin and function were eliminated to accommodate this change.

The benefit of VAI pin is that it can be used to dynamically change the PFC output voltage based on the line voltage (RMS) level or other conditions. Figure 1 shows one suggested implementation of the tracking boost PFC converter as this approach is sometimes referred to. The VAI pin is tied to the VFF pin and hence output voltage scales up with the line voltage. The benefit of this approach is that at lower line voltages the output voltage is lower and that leads to smaller boost inductor value, lower MOSFET conduction losses and reduced component stresses. In order for this feature to work, the downstream converter has to operate over a wider input range.



APPLICATION INFORMATION




Figure 1. Suggested Implementation of UCC3819 in a Tracking Boost PFC Preregulator

APPLICATION INFORMATION




Figure 2




Figure 4




Figure 3




Figure 5



APPLICATION INFORMATION

MULTIPLIER CONSTANT POWER PERFORMANCE




Figure 6

RECOMMENDED MINIMUM GATE RESISTANCE




Figure 7





PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC2819D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2819D	Samples
UCC2819DTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UCC2819D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020



TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2819DTR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2819DTR	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated