

# 2.5V/3.0V 32-Mbit Serial Quad I/OTM (SQITM) Flash Memory

#### Features

- Single Voltage Read and Write Operations:
   2.7V-3.6V or 2.3V-3.6V
- Serial Interface Architecture:
  - Nibble-wide multiplexed I/O's with SPI-like serial command structure
    - Mode 0 and Mode 3
  - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol
- High-Speed Clock Frequency:
  - 2.7V-3.6V: 104 MHz maximum
  - 2.3V-3.6V: 80 MHz maximum
- Burst Modes:
  - Continuous linear burst
  - 8/16/32/64 Byte linear burst with wrap-around
- · Superior Reliability:
  - Endurance: 100,000 Cycles (minimum)
  - Greater than 100 years Data Retention
- Low-Power Consumption:
  - Active Read current: 15 mA (typical @ 104 MHz)
- Standby Current: 15 µA (typical)
- · Fast Erase Time:
  - Sector/Block Erase: 18 ms (typ), 25 ms (maximum)
  - Chip Erase: 35 ms (typical), 50 ms (maximum)
- · Page-Program:
  - 256 bytes per page in x1 or x4 mode
- End-of-Write Detection:
  - Software polling BUSY bit in STATUS register
- Flexible Erase Capability:
  - Uniform 4-Kbyte sectors
  - Four 8-KByte top and bottom parameter overlay blocks
  - One 32-Kbyte top and bottom overlay block
  - Uniform 64-Kbyte overlay blocks
- Write-Suspend:
  - Suspend Program or Erase operation to access another block/sector
- Software Reset (RST) mode
- Software Write Protection:
  - Individual-Block Write Protection with permanent lock-down capability
    - 64-Kbyte blocks, two 32-Kbyte blocks, and eight 8-Kbyte parameter blocks
  - Read Protection on top and bottom 8-Kbyte parameter blocks

- Security ID:
  - One-Time Programmable (OTP) 2-KByte, Secure ID:
    - 64-bit unique, factory preprogrammed identifier
    - User-programmable area
- Temperature Range:
  - Industrial: -40°C to +85°C
  - Industrial Plus: -40°C to +105°C
  - Extended: -40°C to +125°C
- Automotive AEC-Q100 Grade 1, Grade 2 and Grade 3
- Packages Available:
  - 8-contact WDFN (6 mm x 5 mm)
  - 8-lead SOIJ (5.28 mm)
  - 24-ball TBGA (6 mm x 8 mm)
- · All Devices are RoHS Compliant

# **Product Description**

The Serial Quad I/O<sup>™</sup> (SQI<sup>™</sup>) family of Flash memory devices features a six-wire, 4-bit I/O interface that allows for low-power, high-performance operation in a low pin-count package. SST26VF032B/032BA also support full command-set compatibility to traditional Serial Peripheral Interface (SPI) protocol. System designs using SQI Flash devices occupy less board space and ultimately lower system costs.

All members of the 26 Series, SQI family are manufactured with proprietary, high-performance CMOS SuperFlash<sup>®</sup> technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.

SST26VF032B/032BA significantly improve performance and reliability, while lowering power consumption. These devices write (Program or Erase) with a single power supply of 2.3-3.6V. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative Flash memory technologies.

Two configurations are available upon order. SST26VF032B default at power-up has the WP# and HOLD# pins enabled, and the SIO2 and SIO3 pins disabled, to initiate SPI-protocol operations. SST26VF032BA default at power-up has the WP# and HOLD# pins disabled, and the SIO2 and SIO3 pins enabled, to initiate Quad I/O operations. See **Section 4.5.8 "I/O Configuration (IOC)**" for more information about configuring WP#/HOLD# and SIO2/ SIO3 pins. See Figure 2-1 for pin assignments.

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:


- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**


Register on our website at www.microchip.com to receive the most current information on all of our products.

# 1.0 BLOCK DIAGRAM



#### FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM

#### 2.0 **PIN DESCRIPTION**




# **PIN ASSIGNMENTS**

.,		
Symbol	Pin Name	Functions
SCK	Serial Clock	To provide the timing of the serial interface. Commands, addresses or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input.
SIO[3:0]	Serial Data Input/Output	To transfer commands, addresses or data serially into the device or data out of the device. Inputs are latched on the rising edge of the serial clock. Data is shifted out on the falling edge of the serial clock. The Enable Quad I/O (EQIO) command instruction configures these pins for Quad I/O mode.
SI	Serial Data Input for SPI mode	To transfer commands, addresses or data serially into the device. Inputs are latched on the rising edge of the serial clock. SI is the default state after a power on reset.
SO	Serial Data Output for SPI mode	To transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock. SO is the default state after a power on reset.
CE#	Chip Enable	The device is enabled by a high to low transition on CE#. CE# must remain low for the duration of any command sequence; or in the case of write operations, for the command/data input sequence.
WP#	Write-Protect	The Write-Protect (WP#) is used in conjunction with the WPEN and IOC bits in the Configuration register to prohibit write operations to the Block Protection register. This pin only works in SPI, single-bit and dual-bit Read mode.
HOLD#	Hold	Temporarily stops serial communication with the SPI Flash memory while the device is selected. This pin only works in SPI, single-bit and dual-bit Read mode and must be tied high when not in use.
Vdd	Power Supply	To provide power supply voltage.
Vss	Ground	

TABLE 2-1: PIN DESCRIPTION

# 3.0 MEMORY ORGANIZATION

The SST26VF032B/032BA SQI memory array is organized in uniform, 4-Kbyte erasable sectors with the following erasable blocks: eight 8-Kbyte parameter, two 32-Kbyte overlay, and sixty-two 64-Kbyte overlay blocks. See Figure 3-1.




# 4.0 DEVICE OPERATION

SST26VF032B/032BA support both Serial Peripheral Interface (SPI) bus protocol and a 4-bit multiplexed SQI bus protocol. To provide backward compatibility to traditional SPI Serial Flash devices, the device's initial state after a Power-on Reset is SPI mode which supports multi-I/O (x1/x2/x4) read/write commands. A command instruction configures the device to SQI mode. The dataflow in the SQI mode is similar to the SPI mode, except it uses four multiplexed I/O signals for command, address, and data sequence.


SQI Flash Memory supports both Mode 0 (0,0) and Mode 3 (1,1) bus operations. The difference between the two modes is the state of the SCK signal when the

bus master is in stand-by mode and no data is being transferred. The SCK signal is low for Mode 0 and SCK signal is high for Mode 3. For both modes, the Serial Data I/O (SIO[3:0]) is sampled at the rising edge of the SCK clock signal for input, and driven after the falling edge of the SCK clock signal for output. The traditional SPI protocol uses separate input (SI) and output (SO) data signals as shown in Figure 4-1. The SQI protocol uses four multiplexed signals, SIO[3:0], for both data in and data out, as shown in Figure 4-2. This means the SQI protocol quadruples the traditional bus transfer speed at the same clock frequency, without the need for more pins on the package.









# 4.1 Device Protection

SST26VF032B/032BA offer a flexible memory protection scheme that allows the protection state of each individual block to be controlled separately. In addition, the Write Protection Lock-Down register prevents any change of the lock status during device operation. To avoid inadvertent writes during power-up, the device is write-protected by default after a Power-on Reset cycle. A Global Block Protection Unlock command offers a single command cycle that unlocks the entire memory array for faster manufacturing throughput.

For extra protection, there is an additional nonvolatile register that can permanently write-protect the Block Protection register bits for each individual block. Each of the corresponding lock-down bits are one time programmable (OTP) once written, they cannot be erased. Data that had been previously programmed into these blocks cannot be altered by programming or erase and is not reversible

# 4.1.1 INDIVIDUAL BLOCK PROTECTION

SST26VF032B/032BA have a Block Protection register which provides a software mechanism to write-lock the individual memory blocks and write-lock, and/or readlock, the individual parameter blocks. The Block Protection register is 80 bits wide: two bits each for the eight 8-Kbyte parameter blocks (write-lock and readlock), and one bit each for the remaining 32-Kbyte and 64-Kbyte overlay blocks (write-lock). See Table 5-6 for address range protected per register bit.

Each bit in the Block Protection register (BPR) can be written to a '1' (protected) or '0' (unprotected). For the parameter blocks, the most significant bit is for read-lock, and the least significant bit is for write-lock. Read-locking the parameter blocks provides additional security for sensitive data after retrieval (e.g., after initial boot). If a block is read-locked all reads to the block return data 00H.

The Write Block Protection Register command is a twocycle command which requires that Write Enable (WREN) is executed prior to the Write Block Protection Register command. The Global Block Protection Unlock command clears all write protection bits in the Block Protection register.

#### 4.1.2 WRITE PROTECTION LOCK-DOWN (VOLATILE)

To prevent changes to the Block Protection register, use the Lock-Down Block Protection Register (LBPR) command to enable Write Protection Lock-Down. Once Write Protection Lock-Down is enabled, the Block Protection register can not be changed. To avoid inadvertent Lock-Down, the WREN command must be executed prior to the LBPR command.

To reset Write Protection Lock-Down, performing a power cycle on the device is required. The Write Protection Lock-Down status may be read from the STATUS register.

#### 4.1.3 WRITE LOCK LOCK-DOWN (NONVOLATILE)

The nonvolatile Write Lock Lock-Down register is an alternate register that permanently prevents changes to the block-protect bits. The nonvolatile Write Lock Lock-Down register (nVWLDR) is 72-bits wide per device: one bit each for the eight 8-Kbyte parameter blocks, and one bit each for the remaining 32-Kbyte and 64-Kbyte overlay blocks. See Table 5-6 for address range protected per register bit.

Writing '1' to any or all of the nVWLDR bits disables the change mechanism for the corresponding Write Lock bit in the BPR, and permanently sets this bit to a '1' (protected) state. After this change, both bits will be set to '1', regardless of the data entered in subsequent writes to either the nVWLDR or the BPR. Subsequent writes to the nVWLDR can only alter available locations that have not been previously written to a '1'. This method provides write protection for the corresponding memory-array block by protecting it from future program or erase operations.

Writing a '0' in any location in the nVWLDR has no effect on either the nVWLDR or the corresponding Write Lock bit in the BPR.

Note that if the Block Protection register had been previously locked down, see Section 4.1.2 "Write Protection Lock-Down (Volatile)", the device must be power cycled before using the nVWLDR. If the Block Protection register is locked down and the Write nVWLDR command is accessed, the command will be ignored.

# 4.2 Hardware Write Protection

The hardware Write Protection pin (WP#) is used in conjunction with the WPEN and IOC bits in the Configuration register to prohibit write operations to the Block Protection and Configuration registers. The WP# pin function only works in SPI single-bit and dual-bit read mode when the IOC bit in the Configuration register is set to '0'.

The WP# pin function is disabled when the WPEN bit in the Configuration register is '0'. This allows installation of the SST26VF032B/032BA in a system with a grounded WP# pin while still enabling Write to the Block Protection register. The Lock-Down function of the Block Protection register supersedes the WP# pin, see Table 4-1 for Write Protection Lock-Down states.

The factory default setting at power-up of the WPEN bit is '0', disabling the Write-Protect function of the WP# after power-up. WPEN is a nonvolatile bit; once the bit is set to '1', the Write-Protect function of the WP# pin continues to be enabled after power-up. The WP# pin only protects the Block Protection register and Configuration register from changes. Therefore, if the WP# pin is set to low before or after a Program or Erase command, or while an internal Write is in progress, it will have no effect on the Write command.

The IOC bit takes priority over the WPEN bit in the Configuration register. When the IOC bit is '1', the function of the WP# pin is disabled and the WPEN bit serves no function. When the IOC bit is '0' and WPEN is '1', setting the WP# pin active-low prohibits Write operations to the Block Protection register.

WP#	IOC	WPEN	WPLD	Execute WBPR Instruction	Configuration Register
L	0	1	1	Not Allowed	Protected
L	0	0	1	Not Allowed	Writable
L	0	1	0	Not Allowed	Protected
L	0 <sup>(1)</sup>	0 <sup>(2)</sup>	0	Allowed	Writable
Н	0	Х	1	Not Allowed	Writable
Н	0	Х	0	Allowed	Writable
Х	1	Х	1	Not Allowed	Writable
Х	1 <sup>(3)</sup>	<sub>(2)</sub>	0	Allowed	Writable

TABLE 4-1:WRITE PROTECTION LOCK-DOWN STATES

Note 1: Default at power-up Register settings for SST26VF032B

**2:** Factory default setting is '0'. This is a nonvolatile bit; default at power-up is the value set prior to power-down.

3: Default at power-up Register settings for SST26VF032BA

#### 4.3 Security ID

SST26VF032B/032BA offer a 2-Kbyte Security ID (Sec ID) feature. The Security ID space is divided into two parts – one factory-programmed, 64-bit segment and one user-programmable segment. The factory-programmed segment is programmed during manufacturing with a unique number and cannot be changed. The user-programmable segment is left unprogrammed for the customer to program as desired.

Use the Program Security ID (PSID) command to program the Security ID using the address shown in Table 5-5. The Security ID can be locked using the Lockout Security ID (LSID) command. This prevents any future write operations to the Security ID.

The factory-programmed portion of the Security ID can't be programmed by the user; neither the factory-programmed nor user-programmable areas can be erased.

#### 4.4 Hold Operation

The HOLD# pin pauses active serial sequences without resetting the clocking sequence. **This pin is active after every power up and only operates during SPI single-bit and dual-bit modes**. Two factory configurations are available: SST26VF032B ships with the IOC bit set to '0' and the HOLD# pin function enabled; SST26VF032BA ships with the IOC bit set to '1' and the HOLD# pin function disabled. The HOLD# pin is always disabled in SQI mode and only works in SPI single-bit and dual-bit read mode.

To activate the Hold mode, CE# must be in active-low state. The Hold mode begins when the SCK active-low state coincides with the falling edge of the HOLD# signal. The Hold mode ends when the HOLD# signal's rising edge coincides with the SCK active-low state.

If the falling edge of the HOLD# signal does not coincide with the SCK active-low state, then the device enters Hold mode when the SCK next reaches the active-low state. Similarly, if the rising edge of the HOLD# signal does not coincide with the SCK active-low state, then the device exits Hold mode when the SCK next reaches the active-low state. See Figure 4-3.

Once the device enters Hold mode, SO will be in high impedance state while SI and SCK can be  $V_{IL}$  or  $V_{IH}$ .

If CE# is driven active high during a Hold condition, it resets the internal logic of the device. As long as HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the device, HOLD# must be driven active high, and CE# must be driven active-low.




FIGURE 4-3: HOLD CONDITION WAVEFORM

# 4.5 STATUS Register

The STATUS register is a read-only register that provides the following status information: whether the Flash memory array is available for any read or write operation, if the device is Write enabled, whether an erase or program operation is suspended, and if the Block Protection register and/or Security ID are locked down. During an internal erase or program operation, the STATUS register may be read to determine the completion of an operation in progress. Table 4-2 describes the function of each bit in the STATUS register.

Bit	Name	Function	Default at Power-up	Read/Write (R/W)
0	BUSY	Write operation status 1 = Internal Write operation is in progress 0 = No internal Write operation is in progress	0	R
1	WEL	Write Enable Latch status 1 = Device is write-enabled 0 = Device is not write-enabled	0	R
2	WSE	Write Suspend-Erase status 1 = Erase suspended 0 = Erase is not suspended	0	R
3	WSP	Write Suspend-Program status 1 = Program suspended 0 = Program is not suspended	0	R
4	WPLD	Write Protection Lock-Down status 1 = Write Protection Lock-Down enabled 0 = Write Protection Lock-Down disabled	0	R
5	SEC <sup>(1)</sup>	Security ID status 1 = Security ID space locked 0 = Security ID space not locked	0 <sup>(1)</sup>	R
6	RES	Reserved for future use	0	R
7	BUSY	Write operation status 1 = Internal Write operation is in progress 0 = No internal Write operation is in progress	0	R

TABLE 4-2: STATUS REGISTER

**Note 1:** The Security ID status will always be '1' at power-up after a successful execution of the Lockout Security ID instruction, otherwise default at power-up is '0'.

#### 4.5.1 WRITE ENABLE LATCH (WEL)

The Write Enable Latch (WEL) bit indicates the status of the internal memory's Write Enable Latch. If the WEL bit is set to '1', the device is write enabled. If the bit is set to '0' (reset), the device is not write enabled and does not accept any memory program or erase, Protection Register Write, or Lock-Down commands. The Write-Enable Latch bit is automatically reset under the following conditions:

- · Power-up
- Reset
- Write Disable (WRDI) instruction
- · Page Program instruction completion
- Sector Erase instruction completion
- Block Erase instruction completion
- · Chip Erase instruction completion
- Write Block Protection register instruction
- Lock-Down Block Protection register instruction
- Program Security ID instruction completion
- Lockout Security ID instruction completion
- · Write Suspend instruction
- SPI Quad Page program instruction completion
- Write STATUS Register

# 4.5.2 WRITE SUSPEND ERASE STATUS (WSE)

The Write Suspend Erase status (WSE) indicates when an erase operation has been suspended. The WSE bit is '1' after the host issues a suspend command during an Erase operation. Once the suspended Erase resumes, the WSE bit is reset to '0'.

#### 4.5.3 WRITE SUSPEND PROGRAM STATUS (WSP)

The Write Suspend Program status (WSP) bit indicates when a Program operation has been suspended. The WSP is '1' after the host issues a suspend command during the Program operation. Once the suspended Program resumes, the WSP bit is reset to '0'.

#### 4.5.4 WRITE PROTECTION LOCK-DOWN STATUS (WPLD)

The Write Protection Lock-Down status (WPLD) bit indicates when the Block Protection register is lockeddown to prevent changes to the protection settings. The WPLD is '1' after the host issues a Lock-Down Block Protection command. After a power cycle, the WPLD bit is reset to '0'.

#### 4.5.5 SECURITY ID STATUS (SEC)

The Security ID Status (SEC) bit indicates when the Security ID space is locked to prevent a Write command. The SEC is '1' after the host issues a Lockout SID command. Once the host issues a Lockout SID command, the SEC bit can never be reset to '0.'

#### 4.5.6 BUSY

The BUSY bit determines whether there is an internal Erase or Program operation in progress. If the BUSY bit is '1', the device is busy with an internal Erase or Program operation. If the bit is '0', no Erase or Program operation is in progress.

#### 4.5.7 CONFIGURATION REGISTER

The Configuration register is a Read/Write register that stores a variety of configuration information. See Table 4-3 for the function of each bit in the register.

Bit	Name	Function	Default at Power-up	Read/Write (R/W)
0	RES	Reserved	0	R
1	IOC	<ul><li>I/O Configuration for SPI Mode</li><li>1 = WP# and HOLD# pins disabled</li><li>0 = WP# and HOLD# pins enabled</li></ul>	0 <sup>(1)</sup>	R/W
2	RES	Reserved	0	R
3	BPNV	Block Protection Volatility State 1 = No memory block has been permanently locked 0 = Any block has been permanently locked	1	R
4	RES	Reserved	0	R
5	RES	Reserved	0	R
6	RES	Reserved	0	R
7	WPEN	Write Protection Pin (WP#) Enable 1 = WP# enabled 0 = WP# disabled	0 <sup>(2)</sup>	R/W

#### TABLE 4-3: CONFIGURATION REGISTER

Note 1: SST26VF032B default at Power-up is '0'. SST26VF032BA default at Power-up is '1'.

2: Factory default setting. This is a nonvolatile bit; default at power-up will be the setting prior to power-down.

#### 4.5.8 I/O CONFIGURATION (IOC)

The I/O Configuration (IOC) bit re-configures the I/O pins. The IOC bit is set by writing a '1' to Bit 1 of the Configuration register. When IOC bit is '0' the WP# pin and HOLD# pin are enabled (SPI or Dual Configuration setup). When IOC bit is set to '1' the SIO2 pin and SIO3 pin are enabled (SPI Quad I/O Configuration setup). The IOC bit must be set to '1' before issuing the following SPI commands: SQOR (6BH), SQIOR (EBH), RBSPI (ECH), and SPI Quad page program (32H). Without setting the IOC bit to '1', those SPI commands are not valid. The I/O configuration bit does not apply when in SQI mode. The default at power-up for SST26VF032B is '0' and for SST26VF032BA is '1'.

#### 4.5.9 BLOCK PROTECTION VOLATILITY STATE (BPNV)

The Block Protection Volatility State bit indicates whether any block has been permanently locked with the nVWLDR. When no bits in the nVWLDR have been set, the BPNV is '1'; this is the default state from the factory. When one or more bits in the nVWLDR are set to '1', the BPNV bit will also be '0' from that point forward, even after power-up.

#### 4.5.10 WRITE-PROTECT ENABLE (WPEN)

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that enables the WP# pin.

The Write-Protect (WP#) pin and the Write-Protect Enable (WPEN) bit control the programmable hardware write-protect feature. Setting the WP# pin to low, and the WPEN bit to '1', enables hardware write protection. To disable hardware write protection, set either the WP# pin to high or the WPEN bit to '0'. There is latency associated with writing to the WPEN bit. Poll the BUSY bit in the STATUS register, or wait TWPEN, for the completion of the internal, self-timed Write operation. When the chip is hardware write-protected, only Write operations to Block Protection and Configuration registers are disabled. See Section 4.2 "Hardware Write Protection" and Table 4-1 for more information about the functionality of the WPEN bit.

# 5.0 INSTRUCTIONS

Instructions are used to read, write (erase and program), and configure the SST26VF032B/032BA. The complete list of the instructions is provided in Table 5-1.

		Command	Mo	de	Address	Dummy	Data	Max
Instruction	Description	Cycle <sup>(1)</sup>	SPI	SQI	Cycle(s) <sup>(1,2)</sup>	Cycle(s) <sup>(3)</sup>	Cycle(s) <sup>(3)</sup>	Freq <sup>(1)</sup>
Configurat	ion							
NOP	No Operation	00H	Х	Х	0	0	0	104 MHz
RSTEN	Reset Enable	66H	Х	Х	0	0	0	/80 MHz
RST <sup>(5)</sup>	Reset Memory	99H	Х	Х	0	0	0	1
EQIO	Enable Quad I/O	38H	Х		0	0	0	1
RSTQIO <sup>(6)</sup>	Reset Quad I/O	FFH	Х	Х	0	0	0	
RDSR	Read STATUS Register	05H	Х		0	0	1 to ∞	
				Х	0	1	1 to ∞	
WRSR	Write STATUS Register	01H	Х	Х	0	0	2	
RDCR	Read Configuration	35H	Х		0	0	1 to ∞	
	Register			Х	0	1	1 to ∞	1
Read	·		•					
Read	Read Memory	03H	Х		3	0	1 to ∞	40 MHz
High-	Read Memory at Higher	0BH		Х	3	3	1 to ∞	
Speed Read	Speed		Х		3	1	1 to ∞	104 MHz
SQOR <sup>(7)</sup>	SPI Quad Output Read	6BH	Х		3	1	1 to ∞	/ 80 MHz
SQIOR <sup>(8)</sup>	SPI Quad I/O Read	EBH	Х		3	3	1 to ∞	
SDOR <sup>(9)</sup>	SPI Dual Output Read	3BH	Х		3	1	1 to ∞	
SDIOR <sup>(10)</sup>	SPI Dual I/O Read	BBH	Х		3	1	1 to ∞	80 MHz
SB	Set Burst Length	COH	Х	Х	0	0	1	
RBSQI	SQI Read Burst with Wrap	0CH		Х	3	3	n to ∞	104 MHz /80 MHz
RBSPI <sup>(8)</sup>	SPI Read Burst with Wrap	ECH	Х		3	3	n to ∞	
Identificati	on	•				•	•	
JEDEC-ID	JEDEC-ID Read	9FH	Х		0	0	3 to ∞	104 MHz
Quad J-ID	Quad I/O J-ID Read	AFH		Х	0	1	3 to ∞	/80 MHz
SFDP	Serial Flash Discoverable Parameters	5AH	Х		3	1	1 to ∞	
Write	·							
WREN	Write Enable	06H	Х	Х	0	0	0	104 MHz
WRDI	Write Disable	04H	Х	Х	0	0	0	/80 MHz
SE <sup>(11)</sup>	Erase 4 Kbytes of Memory Array	20H	Х	Х	3	0	0	
BE <sup>(12)</sup>	Erase 64, 32 or 8 Kbytes of Memory Array	D8H	Х	Х	3	0	0	
CE	Erase Full Array	C7H	Х	Х	0	0	0	1
PP	Page Program	02H	Х	Х	3	0	1 to 256	1
SPI Quad PP <sup>(7)</sup>	SQI Quad Page Program	32H	Х		3	0	1 to 256	

#### TABLE 5-1: DEVICE OPERATION INSTRUCTIONS FOR SST26VF032B/032BA

© 2013-2020 Microchip Technology Inc.

		Command	Мо	ode	Address	Dummy Cycle(s) <sup>(3)</sup>	Data Cycle(s) <sup>(3)</sup>	Max Freq <sup>(1)</sup>	
Instruction	Description	Cycle <sup>(1)</sup>	SPI	SQI	Cycle(s) <sup>(1,2)</sup>				
WRSU	Suspends Program/Erase	B0H	Х	Х	0	0	0	104 MHz	
WRRE	Resumes Program/Erase	30H	Х	Х	0	0	0	/80 MHz	
Protection	·				•				
RBPR	Read Block Protection	72H	Х		0	0	1 to 18	104 MHz	
	Register			Х	0	1	1 to 18	/80 MHz	
WBPR	Write Block Protection Register	42H	Х	Х	0	0	1 to 18		
LBPR	Lock Down Block Protection Register	8DH	Х	Х	0	0	0		
nVWLDR	nonvolatile Write Lock Down Register	E8H	Х	Х	0	0	1 to 18		
ULBPR	Global Block Protection Unlock	98H	Х	Х	0	0	0		
RSID	Read Security ID	88H	Х		2	1	1 to 2048		
				Х	2	3	1 to 2048		
PSID	Program User Security ID area	A5H	Х	Х	2	0	1 to 256		
LSID	Lockout Security ID Pro- gramming	85H	Х	Х	0	0	0		

Note 1: Command cycle is two clock periods in SQI mode and eight clock periods in SPI mode.

2: Address bits above the most significant bit of each density can be VIL or VIH.

- **3:** Address, Dummy/Mode bits, and Data cycles are two clock periods in SQI and eight clock periods in SPI mode.
- 4: The maximum frequency for all instructions is up to 104 MHz for 2.7V-3.6V and up to 80 MHz for 2.3V-3.6V unless otherwise noted. For Extended temperature (125°C), max frequency is up to 80 MHz.
- 5: RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- 6: Device accepts eight-clock command in SPI mode, or two-clock command in SQI mode.
- 7: Data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
- 8: Address, Dummy/Mode bits, and data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
- 9: Data cycles are four clock periods.
- 10: Address, Dummy/Mode bits, and Data cycles are four clock periods.
- 11: Sector Addresses: Use AMS-A12, remaining address are don't care, but must be set to VIL or VIH.
- 12: Blocks are 64-Kbyte, 32-Kbyte, or 8-Kbyte, depending on location. Block Erase Address: AMS-A16 for 64 Kbyte; AMS-A15 for 32 Kbyte; AMS-A13 for 8 Kbyte. Remaining addresses are don't care, but must be set to VIL or VIH.

#### 5.1 **No Operation (NOP)**

The No Operation command only cancels a Reset Enable command. NOP has no impact on any other command.


#### 5.2 Reset Enable (RSTEN) and Reset (RST)

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset Enable (RSTEN) followed by Reset (RST).

To reset the SST26VF032B/032BA, the host drives CE# low, sends the Reset-Enable command (66H), and drives CE# high. Next, the host drives CE# low again, sends the Reset command (99H), and drives CE# high, see Figure 5-1.

The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset Enable command will disable the Reset Enable.


Once the Reset Enable and Reset commands are successfully executed, the device returns to normal operation Read mode and then does the following: resets the protocol to SPI mode, resets the burst length to 8 bytes, clears all the bits, except for bit 4 (WPLD) and bit 5 (SEC), in the STATUS register to their default states, and clears bit 1 (IOC) in the Configuration register to its default state. A device reset during an active program or erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a write operation requires more latency time than recovery from other operations. See Table 8-2 for Reset timing parameters.



#### 5.3 Read (40 MHz)

The Read instruction, 03H, is supported in SPI bus protocol only with clock frequencies up to 40 MHz. This command is not supported in SQI bus protocol. The device outputs the data starting from the specified address location, then continuously streams the data output through all addresses until terminated by a lowto-high transition on CE#. The internal Address Pointer will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer will automatically return to the beginning (wrap-around) of the address space.


Initiate the Read instruction by executing an 8-bit command, 03H, followed by address bits A[23:0]. CE# must remain active-low for the duration of the Read cycle. See Figure 5-2 for Read Sequence.



# FIGURE 5-2:

# 5.4 Enable Quad I/O (EQIO)


The Enable Quad I/O (EQIO) instruction, 38H, enables the Flash device for SQI bus operation. Upon completion of the instruction, all instructions thereafter are expected to be 4-bit multiplexed input/output (SQI mode) until a power cycle or a "Reset Quad I/O instruction" is executed. See Figure 5-3.





# 5.5 Reset Quad I/O (RSTQIO)

The Reset Quad I/O instruction, FFH, resets the device to 1-bit SPI protocol operation or exits the Set Mode configuration during a read sequence. This command allows the Flash device to return to the default I/O state (SPI) without a power cycle, and executes in either 1-bit or 4-bit mode. If the device is in the Set Mode configuration, while in SQI High-Speed Read mode, the RSTQIO command will only return the device to a state where it can accept new command instruction. An additional RSTQIO is required to reset the device to SPI mode.

To execute a Reset Quad I/O operation, the host drives CE# low, sends the Reset Quad I/O command cycle (FFH) then, drives CE# high. Execute the instruction in either SPI (8 clocks) or SQI (2 clocks) command cycles. For SPI, SIO[3:1] are don't care for this command, but should be driven to VIH or VIL. See Figure 5-4 and Figure 5-5.








#### 5.6 High-Speed Read

The High-Speed Read instruction, 0BH, is supported in both SPI bus protocol and SQI protocol. This instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. On powerup, the device is set to use SPI. Initiate High-Speed Read by executing an 8-bit command, 0BH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the High-Speed Read cycle. See Figure 5-6 for the High-Speed Read sequence for SPI bus protocol.






In SQI protocol, the host drives CE# low then send the Read command cycle command, 0BH, followed by three address cycles, a Set Mode Configuration cycle, and two dummy cycles. Each cycle is two nibbles (clocks) long, most significant nibble first.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to address location 000000H. During this operation, blocks that are Read-locked will output data 00H.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SQI High-Speed Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another read com-

mand, 0BH, and does not require the op-code to be entered again. The host may initiate the next Read cycle by driving CE# low, then sending the four-bits input for address A[23:0], followed by the Set Mode configuration bits M[7:0], and two dummy cycles. After the two dummy cycles, the device outputs the data starting from the specified address location. There are no restrictions on address location access.


When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. While in the Set Mode configuration, the RSTQIO command will only return the device to a state where it can accept new command instruction. An additional RSTQIO is required to reset the device to SPI mode. See Figure 5-10 for the SPI Quad I/O Mode Read sequence when M[7:0] = AXH.



#### FIGURE 5-7: HIGH-SPEED READ SEQUENCE (SQI)

#### 5.7 SPI Quad-Output Read

The SPI Quad-Output Read instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. SST26VF032B requires the IOC bit in the Configuration register to be set to '1' prior to executing the command. Initiate SPI Quad-Output Read by executing an 8-bit command, 6BH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the SPI Quad Mode Read. See Figure 5-8 for the SPI Quad Output Read sequence. Following the dummy byte, the device outputs data from SIO[3:0] starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.




#### FIGURE 5-8: SPI QUAD OUTPUT READ


### 5.8 SPI Quad I/O Read

The SPI Quad I/O Read (SQIOR) instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. SST26VF032B requires the IOC bit in the Configuration register to be set to '1' prior to executing the command. Initiate SQIOR by executing an 8-bit command, EBH. The device then switches to 4-bit I/O mode for address bits A[23:0], followed by the Set Mode configuration bits M[7:0], and two dummy bytes.CE# must remain active-low for the duration of the SPI Quad I/O Read. See Figure 5-9 for the SPI Quad I/O Read sequence.

Following the dummy bytes, the device outputs data from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space. The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SPI Quad I/O Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another Read command, EBH, and does not require the op-code to be entered again. The host may set the next SQIOR cycle by driving CE# low, then sending the four-bit wide input for address A[23:0], followed by the Set Mode configuration bits M[7:0], and two dummy cycles. After the two dummy cycles, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. See Figure 5-10 for the SPI Quad I/O Mode Read sequence when M[7:0] = AXH.






#### 5.9 Set Burst


The Set Burst command specifies the number of bytes to be output during a Read Burst command before the device wraps around. It supports both SPI and SQI protocols. To set the burst length the host drives CE# low, sends the Set Burst command cycle (C0H) and one data cycle, then drives CE# high. After power-up or reset, the burst length is set to eight bytes (00H). See Table 5-2 for burst length data and Figure 5-11 and Figure 5-12 for the sequences.

TABLE 5-2:BURST LENGTH DATA

Burst Length	High Nibble (H0)	Low Nibble (L0)
8 Bytes	Oh	0h
16 Bytes	Oh	1h
32 Bytes	0h	2h
64 Bytes	Oh	3h

#### FIGURE 5-11: SET BURST LENGTH SEQUENCE (SQI)





#### 5.10 SQI Read Burst with Wrap (RBSQI)

SQI Read Burst with wrap is similar to High Speed Read in SQI mode, except data will output continuously within the burst length until a low-to-high transition on CE#. To execute a SQI Read Burst operation, drive CE# low then send the Read Burst command cycle (0CH), followed by three address cycles, and then three dummy cycles. Each cycle is two nibbles (clocks) long, most significant nibble first.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

During RBSQI, the internal Address Pointer automatically increments until the last byte of the burst is reached, then it wraps around to the first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 5-3. For example, if the burst length is 8 bytes, and the start address is 06h, the burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern repeats until the command is terminated by a low-to-high transition on CE#.

During this operation, blocks that are Read-locked will output data 00H.

# 5.11 SPI Read Burst with Wrap (RBSPI)

SPI Read Burst with Wrap (RBSPI) is similar to SPI Quad I/O Read except the data will output continuously within the burst length until a low-to-high transition on CE#. To execute a SPI Read Burst with Wrap operation, drive CE# low, then send the Read Burst command cycle (ECH), followed by three address cycles, and then three dummy cycles.

After the dummy cycle, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-tohigh transition on CE#.

During RBSPI, the internal Address Pointer automatically increments until the last byte of the burst is reached, then it wraps around to the first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 5-3. For example, if the burst length is 8 bytes, and the start address is 06h, the burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern repeats until the command is terminated by a low-to-high transition on CE#.

During this operation, blocks that are Read-locked will output data 00H.


Burst Length	Burst Address Ranges
8 Bytes	00-07H, 08-0FH, 10-17H, 18-1FH
16 Bytes	00-0FH, 10-1FH, 20-2FH, 30-3FH
32 Bytes	00-1FH, 20-3FH, 40-5FH, 60-7FH
64 Bytes	00-3FH, 40-7FH, 80-BFH, C0-FFH

TABLE 5-3: BURST ADDRESS RANGES

# 5.12 SPI Dual-Output Read

The SPI Dual-Output Read instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. Initiate SPI Dual-Output Read by executing an 8-bit command, 3BH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the SPI Dual-Output Read operation. See Figure 5-13 for the SPI Quad Output Read sequence. Following the dummy byte, the SST26VF032B/032BA outputs data from SIO[1:0] starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.

FIGURE 5-13: FAST READ, DUAL-OUTPUT SEQUENCE




# 5.13 SPI Dual I/O Read

The SPI Dual I/O Read (SDIOR) instruction supports up to 80 MHz frequency. Initiate SDIOR by executing an 8-bit command, BBH. The device then switches to 2-bit I/O mode for address bits A[23:0], followed by the Set Mode configuration bits M[7:0]. CE# must remain active-low for the duration of the SPI Dual I/O Read. See Figure 5-14 for the SPI Dual I/O Read sequence.

Following the Set Mode configuration bits, the SST26VF032B/032BA outputs data from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SPI Dual I/O Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another SDIOR command, BBH, and does not require the op-code to be entered again. The host may set the next SDIOR cycle by driving CE# low, then sending the two-bit wide input for address A[23:0], followed by the Set Mode configuration bits M[7:0]. After the Set Mode configuration bits, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. See Figure 5-15 for the SPI Dual I/O Read sequence when M[7:0] = AXH.



#### 5.14 JEDEC-ID Read (SPI Protocol)


Using traditional SPI protocol, the JEDEC-ID Read instruction identifies the device as SST26VF032B/ 032BA and the manufacturer as Microchip. To execute a JECEC-ID operation the host drives CE# low then sends the JEDEC-ID command cycle (9FH).

Immediatelv followina the command cvcle. SST26VF032B/032BA output data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition on CE#. The device outputs 3 bytes of data: manufacturer, device type, and device ID, see Table 5-4. See Figure 5-16 for instruction sequence.



		Device ID	
Product	Manufacturer ID (Byte 1)	Device Type (Byte 2)	Device ID (Byte 3)
SST26VF032B/032BA	BFH	26H	42H






#### 5.15 Read Quad J-ID Read (SQI Protocol)

The Read Quad J-ID Read instruction identifies the device as SST26VF032B/032BA and manufacturer as Microchip. To execute a Quad J-ID operation the host drives CE# low and then sends the Quad J-ID command cycle (AFH). Each cycle is two nibbles (clocks) long, most significant nibble first.

Immediately following the command cycle and one dummy cycle, SST26VF032B/032BA output data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition of CE#. The device outputs 3 bytes of data: manufacturer, device type, and device ID, see Table 5-4. See Figure 5-17 for instruction sequence.



**FIGURE 5-17: QUAD J-ID READ SEQUENCE** 


#### 5.16 Serial Flash Discoverable Parameters (SFDP)

The Serial Flash Discoverable Parameters (SFDP) contain information describing the characteristics of the device. This allows device-independent, JEDEC ID-

independent, and forward/backward compatible software support for all future Serial Flash device families. See Table 11-1 for address and data values.

Initiate SFDP by executing an 8-bit command, 5AH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the SFDP cycle. For the SFDP sequence, see Figure 5-18.






#### 5.17 Sector Erase

The Sector Erase instruction clears all bits in the selected 4-KByte sector to '1,' but it does not change a protected memory area. Prior to any write operation, the Write Enable (WREN) instruction must be executed.


To execute a Sector Erase operation, the host drives CE# low, then sends the Sector Erase command cycle (20H) and three address cycles, and then drives CE#

high. Address bits [AMS:A12] (AMS = Most Significant Address) determine the sector address (SAX); the remaining address bits can be VIL or VIH. To identify the completion of the internal, self-timed, Write operation, poll the BUSY bit in the STATUS register, or wait TSE. See Figure 5-19 and Figure 5-20 for the Sector Erase sequence.

#### FIGURE 5-19: 4-KBYTE SECTOR-ERASE SEQUENCE- SQI MODE



#### FIGURE 5-20: 4 KBYTE SECTOR-ERASE SEQUENCE (SPI)




© 2013-2020 Microchip Technology Inc.


#### 5.18 Block Erase

The Block Erase instruction clears all bits in the selected block to '1'. Block sizes can be 8-Kbyte, 32-Kbyte or 64-Kbyte depending on address, see Figure 3-1, Memory Map, for details. A Block Erase instruction applied to a protected memory area will be ignored. Prior to any write operation, execute the WREN instruction. Keep CE# active-low for the duration of any command sequence.

To execute a Block Erase operation, the host drives CE# low then sends the Block Erase command cycle (D8H), three address cycles, then drives CE# high. Address bits AMS-A13 determine the block address (BAx); the remaining address bits can be VIL or VIH. For 32-Kbyte blocks, A14:A13 can be VIL or VIH. For 64-Kbyte blocks, A15:A13 can be VIL or VIH. Poll the BUSY bit in the STATUS register, or wait TBE, for the completion of the internal, self-timed, Block Erase operation. See Figure 5-21 and Figure 5-22 for the Block Erase sequence.



#### FIGURE 5-22: BLOCK-ERASE SEQUENCE (SPI)




#### 5.19 Chip Erase


The Chip Erase instruction clears all bits in the device to '1.' The Chip Erase instruction is ignored if any of the memory area is protected. Prior to any write operation, execute the WREN instruction.

To execute a Chip Erase operation, the host drives CE# low, sends the Chip Erase command cycle (C7H), then drives CE# high. Poll the BUSY bit in the STATUS register, or wait TSCE, for the completion of the internal, self-timed, Write operation. See Figure 5-23 and Figure 5-24 for the Chip Erase sequence.





#### FIGURE 5-24: CHIP-ERASE SEQUENCE (SPI)




# 5.20 Page Program

The Page Program instruction programs up to 256 bytes of data in the memory, and supports both SPI and SQI protocols. The data for the selected page address must be in the erased state (FFH) before initiating the Page Program operation. A Page-Program applied to a protected memory area will be ignored. Prior to the program operation, execute the WREN instruction.


To execute a Page Program operation, the host drives CE# low then sends the Page Program command cycle (02H), three address cycles followed by the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 bytes and in whole byte increments; sending less than a full byte will cause the partial byte to be ignored. Poll the BUSY bit in the STA-TUS register, or wait TPP, for the completion of the internal, self-timed, write operation. See Figure 5-25 and Figure 5-26 for the Page Program sequence.

When executing Page Program, the memory range for the SST26VF032B/032BA is divided into 256 byte page boundaries. The device handles shifting of more than 256 bytes of data by maintaining the last 256 bytes of data as the correct data to be programmed. If the target address for the Page Program instruction is not the beginning of the page boundary (A[7:0] are not all zero), and the number of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.










# 5.21 SPI Quad Page Program

The SPI Quad Page Program instruction programs up to 256 bytes of data in the memory. The data for the selected page address must be in the erased state (FFH) before initiating the SPI Quad Page Program operation. A SPI Quad Page Program applied to a protected memory area will be ignored. SST26VF032B requires the ICO bit in the Configuration register to be set to '1' prior to executing the command. Prior to the program operation, execute the WREN instruction.

To execute a SPI Quad Page Program operation, the host drives CE# low then sends the SPI Quad Page Program command cycle (32H), three address cycles followed by the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 bytes and in whole Byte increments. The command cycle is eight clocks long, the address and data cycles are each two clocks long, most significant bit first. Poll the BUSY bit in the STATUS register, or wait TPP, for the completion of the internal, self-timed, Write operation.See Figure 5-27.

When executing SPI Quad Page Program, the memory range for the SST26VF032B/032BA is divided into 256 byte page boundaries. The device handles shifting of more than 256 bytes of data by maintaining the last 256 bytes of data as the correct data to be programmed. If the target address for the SPI Quad Page Program instruction is not the beginning of the page boundary (A[7:0] are not all zero), and the of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.



# 5.22 Write Suspend and Write Resume

Write Suspend allows the interruption of Sector Erase, Block Erase, SPI Quad Page Program, or Page Program operations in order to erase, program, or read data in another portion of memory. The original operation can be continued with the Write Resume command. This operation is supported in both SQI and SPI protocols.

Only one write operation can be suspended at a time; if an operation is already suspended, the device will ignore the Write Suspend command. Write Suspend during Chip Erase is ignored; Chip Erase is not a valid command while a write is suspended. The Write Resume command is ignored until any write operation (program or erase) initiated during the Write Suspend is complete. The device requires a minimum of 500 µs between each Write Suspend command.

# 5.23 Write Suspend During Sector Erase or Block Erase

Issuing a Write Suspend instruction during Sector Erase or Block Erase allows the host to program or read any sector that was not being erased. The device will ignore any programming commands pointing to the suspended sector(s). Any attempt to read from the suspended sector(s) will output unknown data because the Sector or Block Erase will be incomplete.

To execute a Write Suspend operation, the host drives CE# low, sends the Write Suspend command cycle (B0H), then drives CE# high. The STATUS register indicates that the erase has been suspended by changing the WSE bit from '0' to '1,' but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the BUSY bit in the STATUS register or wait Tws.

© 2013-2020 Microchip Technology Inc.

# 5.24 Write Suspend During Page Programming or SPI Quad Page Programming

Issuing a Write Suspend instruction during Page Programming allows the host to erase or read any sector that is not being programmed. Erase commands pointing to the suspended sector(s) will be ignored. Any attempt to read from the suspended page will output unknown data because the program will be incomplete.

To execute a Write Suspend operation, the host drives CE# low, sends the Write Suspend command cycle (B0H), then drives CE# high. The STATUS register indicates that the programming has been suspended by changing the WSP bit from '0' to '1', but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the BUSY bit in the STATUS register or wait Tws.

# 5.25 Write Resume

Write Resume restarts a write command that was suspended, and changes the suspend status bit in the STATUS register (WSE or WSP) back to '0'.

To execute a Write Resume operation, the host drives CE# low, sends the Write Resume command cycle (30H), then drives CE# high. To determine if the internal, self-timed write operation completed, poll the BUSY bit in the STATUS register, or wait the specified time TSE, TBE or TPP for Sector Erase, Block Erase, or Page Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write times TSE, TBE or TPP.

# 5.26 Read Security ID

The Read Security ID operation is supported in both SPI and SQI modes. To execute a Read Security ID (SID) operation in SPI mode, the host drives CE# low, sends the Read Security ID command cycle (88H), two address cycles, and then one dummy cycle. To execute

a Read Security ID operation in SQI mode, the host drives CE# low and then sends the Read Security ID command, two address cycles, and three dummy cycles.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal, starting from the specified address location. The data output stream is continuous through all SID addresses until terminated by a low-to-high transition on CE#. See Table 5-5 for the Security ID address range.

# 5.27 Program Security ID

The Program Security ID instruction programs one to 2040 bytes of data in the user-programmable, Security ID space. This Security ID space is One-Time Programmable (OTP). The device ignores a Program Security ID instruction pointing to an invalid or protected address, see Table 5-5. Prior to the program operation, execute WREN.

To execute a Program SID operation, the host drives CE# low, sends the Program Security ID command cycle (A5H), two address cycles, the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 bytes and in whole byte increments.

The device handles shifting of more than 256 bytes of data by maintaining the last 256 bytes of data as the correct data to be programmed. If the target address for the Program Security ID instruction is not the beginning of the page boundary, and the number of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.

The Program Security ID operation is supported in both SPI and SQI mode. To determine the completion of the internal, self-timed Program SID operation, poll the BUSY bit in the software STATUS register, or wait TPSID for the completion of the internal self-timed Program Security ID operation.

#### TABLE 5-5: PROGRAM SECURITY ID

Program Security ID	Address Range
Unique ID Preprogrammed at factory	0000 – 0007H
User Programmable	0008H – 07FFH

# 5.28 Lockout Security ID

The Lockout Security ID instruction prevents any future changes to the Security ID, and is supported in both SPI and SQI modes. Prior to the operation, execute WREN.


To execute a Lockout SID, the host drives CE# low, sends the Lockout Security ID command cycle (85H), then drives CE# high. Poll the BUSY bit in the software STATUS register, or wait TPSID, for the completion of the Lockout Security ID operation.

## 5.29 Read STATUS Register (RDSR) and Read Configuration Register (RDCR)


The Read STATUS Register (RDSR) and Read Configuration Register (RDCR) commands output the contents of the STATUS and Configuration registers. These commands function in both SPI and SQI modes. The STATUS register may be read at any time, even during a write operation. When a write is in progress, poll the BUSY bit before sending any new commands to assure that the new commands are properly received by the device.

To read the STATUS or Configuration registers, the host drives CE# low, then sends the Read STATUS Register command cycle (05H) or the Read Configuration Register command (35H). A dummy cycle is required in SQI mode. Immediately after the command cycle, the device outputs data on the falling edge of the SCK signal. The data output stream continues until terminated by a low-to-high transition on CE#. See Figure 5-28 and Figure 5-29 for the instruction sequence.







# FIGURE 5-29: READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE (SPI)



# 5.30 Write STATUS Register (WRSR)

The Write STATUS Register (WRSR) command writes new values to the Configuration register. To execute a Write STATUS Register operation, the host drives CE# low, then sends the Write STATUS Register command cycle (01H), two cycles of data, and then drives CE# high. Values in the second data cycle will be accepted by the device. See Figure 5-30 and Figure 5-31.





Protection Register, Lock-Down Block Protection Reg-

ister, nonvolatile Write Lock Lock-Down Register, SPI

Quad Page program, and Write STATUS Register. To

execute a Write Enable the host drives CE# low then

sends the Write Enable command cycle (06H) then


drives CE# high. See Figure 5-32 and Figure 5-33 for

the WREN instruction sequence.

#### 5.31 Write Enable (WREN)

The Write Enable (WREN) instruction sets the Write-Enable Latch bit in the STATUS register to '1,' allowing write operations to occur. The WREN instruction must be executed prior to any of the following operations: Sector Erase, Block Erase, Chip Erase, Page Program, Program Security ID, Lockout Security ID, Write Block

FIGURE 5-32: WRITE ENABLE SEQUENCE (SQI)




MSB

#### 5.32 Write Disable (WRDI)


The Write Disable ( $\mbox{WRDI}$ ) instruction sets the Write-Enable Latch bit in the STATUS register to '0', preventing write operations. The  $\mbox{WRDI}$  instruction is ignored during any internal write operations. Any write operation started before executing WRDI will complete. Drive CE# high before executing WRDI.

To execute a Write Disable, the host drives CE# low, sends the Write Disable command cycle (04H), then drives CE# high. See Figure 5-34 and Figure 5-35.




# 5.33 Read Block Protection Register (RBPR)

The Read Block Protection Register instruction outputs the Block Protection register data which determines the protection status. To execute a Read Block Protection Register operation, the host drives CE# low, and then sends the Read Block Protection Register command cycle (72H). A dummy cycle is required in SQI mode. After the command cycle, the device outputs data on the falling edge of the SCK signal starting with the most significant bit(s), see Table 5-6 for definitions of each bit in the Block Protection register. The RBPR command does not wrap around. After all data has been output, the device will output 0H until terminated by a low-tohigh transition on CE#. See Figure 5-36 and Figure 5-37.









# 5.34 Write Block Protection Register (WBPR)

The Write Block Protection Register (WBPR) command changes the Block Protection register data to indicate the protection status. Execute WREN before executing WBPR.

To execute a Write Block Protection Register operation the host drives CE# low, sends the Write Block Protection Register command cycle (42H), sends 18 cycles of data, and finally drives CE# high. Data input must be most significant bit(s) first. See Table 5-6 for definitions of each bit in the Block Protection register. See Figure 5-38 and Figure 5-39.







## 5.35 Lock-Down Block Protection Register (LBPR)


The Lock-Down Block Protection Register instruction prevents changes to the Block Protection register during device operation. Lock-Down resets after power

SIO[3:1] XXX

cycling; this allows the Block Protection register to be changed. Execute WREN before initiating the Lock-Down Block Protection Register instruction.

To execute a Lock-Down Block Protection Register, the host drives CE# low, then sends the Lock-Down Block Protection Register command cycle (8DH), then drives CE# high.






## 5.36 Nonvolatile Write Lock Lock-Down Register (nVWLDR)

The nonvolatile Write Lock Lock-Down Register (nVWLDR) instruction controls the ability to change the Write Lock bits in the Block Protection register. Execute WREN before initiating the nVWLDR instruction.


To execute nVWLDR, the host drives CE# low, then sends the nVWLDR command cycle (E8H), followed by 18 cycles of data, and then drives CE# high.

After CE# goes high, the nonvolatile bits are programmed and the programming time-out must complete before any additional commands, other than Read STATUS Register, can be entered. Poll the BUSY bit in the STATUS register, or wait TPP, for the completion of the internal, self-timed, Write operation. Data inputs must be most significant bit(s) first.

#### FIGURE 5-42: WRITE LOCK LOCK-DOWN REGISTER SEQUENCE (SQI)




#### FIGURE 5-43: WRITE LOCK LOCK-DOWN REGISTER SEQUENCE (SPI)




# 5.37 Global Block Protection Unlock (ULBPR)

The Global Block Protection Unlock (ULBPR) instruction clears all write protection bits in the Block Protection register, except for those bits that have been locked down with the nVWLDR command. Execute WREN before initiating the ULBPR instruction. To execute a  $\tt ULBPR$  instruction, the host drives CE# low, then sends the  $\tt ULBPR$  command cycle (98H), and then drives CE# high.

#### FIGURE 5-44: GLOBAL BLOCK PROTECTION UNLOCK (SQI)







BPF	R Bits		
Read Lock	Write Lock/ nVWLDR <sup>(2)</sup>	Address Range	Protected Block Size
79	78	3FE000H-3FFFFFH	8 Kbyte
77	76	3FC000H-3FDFFFH	8 Kbyte
75	74	3FA000H-3FBFFFH	8 Kbyte
73	72	3F8000H-3F9FFFH	8 Kbyte
71	70	006000H-007FFFH	8 Kbyte
69	68	004000H-005FFFH	8 Kbyte
67	66	002000H-003FFFH	8 Kbyte
65	64	000000H-001FFFH	8 Kbyte
	63	3F0000H-3F7FFFH	32 Kbyte
	62	008000H-00FFFFH	32 Kbyte
	61	3E0000H-3EFFFFH	64 Kbyte
	60	3D0000H-3DFFFFH	64 Kbyte
	59	3C0000H-3CFFFFH	64 Kbyte
	58	3B0000H-3BFFFFH	64 Kbyte
	57	3A0000H-3AFFFFH	64 Kbyte
	56	390000H-39FFFFH	64 Kbyte
	55	380000H-38FFFFH	64 Kbyte
	54	370000H-37FFFFH	64 Kbyte
	53	360000H-36FFFFH	64 Kbyte
	52	350000H-35FFFFH	64 Kbyte
	51	340000H-34FFFFH	64 Kbyte
	50	330000H-33FFFFH	64 Kbyte
	49	320000H-32FFFFH	64 Kbyte
	48	310000H-31FFFFH	64 Kbyte
	47	300000H-30FFFFH	64 Kbyte
	46	2F0000H-2FFFFFH	64 Kbyte
	45	2E0000H-2EFFFFH	64 Kbyte
	44	2D0000H-2DFFFFH	64 Kbyte
	43	2C0000H-2CFFFFH	64 Kbyte
	42	2B0000H-2BFFFFH	64 Kbyte
	41	2A0000H-2AFFFFH	64 Kbyte
	40	290000H-29FFFFH	64 Kbyte
	39	280000H-28FFFFH	64 Kbyte
	38	270000H-27FFFFH	64 Kbyte
	37	260000H-26FFFFH	64 Kbyte
	36	250000H-25FFFFH	64 Kbyte
	35	240000H-24FFFFH	64 Kbyte
	34	230000H-23FFFFH	64 Kbyte
	33	220000H-22FFFFH	64 Kbyte
	32	210000H-21FFFFH	64 Kbyte
	31	200000H-20FFFFH	64 Kbyte
	30	1F0000H-1FFFFH	64 Kbyte
	29	1E0000H-1EFFFH	64 Kbyte

## TABLE 5-6: BLOCK PROTECTION REGISTER FOR SST26VF032B/032BA<sup>(1)</sup>

© 2013-2020 Microchip Technology Inc.

BPR	Bits		
Read Lock	Write Lock/ nVWLDR <sup>(2)</sup>	Address Range	Protected Block Size
	28	1D0000H-1DFFFFH	64 Kbyte
	27	1C0000H-1CFFFFH	64 Kbyte
	26	1B0000H-1BFFFFH	64 Kbyte
	25	1A0000H-1AFFFFH	64 Kbyte
	24	190000H-19FFFFH	64 Kbyte
	23	180000H-18FFFFH	64 Kbyte
	22	170000H-17FFFFH	64 Kbyte
	21	160000H-16FFFFH	64 Kbyte
	20	150000H-15FFFFH	64 Kbyte
	19	140000H-14FFFFH	64 Kbyte
	18	130000H-13FFFFH	64 Kbyte
	17	120000H-12FFFFH	64 Kbyte
	16	110000H-11FFFFH	64 Kbyte
	15	100000H-10FFFFH	64 Kbyte
	14	0F0000H-0FFFFH	64 Kbyte
	13	0E0000H-0EFFFFH	64 Kbyte
	12	0D0000H-0DFFFFH	64 Kbyte
	11	0C0000H-0CFFFFH	64 Kbyte
	10	0B0000H-0BFFFFH	64 Kbyte
	9	0A0000H-0AFFFH	64 Kbyte
	8	090000H-09FFFH	64 Kbyte
	7	080000H-08FFFFH	64 Kbyte
	6	070000H-07FFFH	64 Kbyte
	5	060000H-06FFFH	64 Kbyte
	4	050000H-05FFFFH	64 Kbyte
	3	040000H 04FFFFH	64 Kbyte
	2	030000H-03FFFFH	64 Kbyte
	1	020000H-02FFFFH	64 Kbyte
	0	010000H-01FFFFH	64 Kbyte

## TABLE 5-6: BLOCK PROTECTION REGISTER FOR SST26VF032B/032BA<sup>(1)</sup>

**Note 1:** The default state after a Power-on Reset is write-protected BPR[79:0] = 5555 FFFFFFF FFFFFFF FFFFFFFF

**2:** nVWLDR bits are One-Time Programmable. Once a nVWLDR bit is set, the protection state of that particular block is permanently write-locked.

## 6.0 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings (†)

Temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
DC voltage on any pin to ground potential	0.5V to VDD+0.5V
Transient voltage (<20 ns) on any pin to ground potential	2.0V to VDD+2.0V
Package power dissipation capability (TA = 25°C)	1.0W
Surface mount solder reflow temperature	260°C for 10 seconds
Output short circuit current <sup>(1)</sup>	50 mA

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note 1:** Output shorted for no more than one second. No more than one output shorted at a time.

#### TABLE 6-1: OPERATING RANGE

Range	ange Ambient Temp.	
Industrial	-40°C to +85°C	
Industrial Plus	-40°C to +105°C	2.3V-3.6V
Extended	-40°C to +125°C	-

#### TABLE 6-2: AC CONDITIONS OF TEST<sup>(1)</sup>

Input Rise/Fall Time	Output Load
3 ns	C∟ = 30 pF

## 6.1 Power-Up Specifications

All functionalities and DC specifications are specified for a  $V_{DD}$  ramp rate of greater than 1V per 100 ms (0V to 3.0V in less than 300 ms). See Table 6-3 and Figure 6-1 for more information.


When VDD drops from the operating voltage to below the minimum VDD threshold at power-down, all operations are disabled and the device does not respond to commands. Data corruption may result if a power-down occurs while a Write Registers, program, or erase operation is in progress. See Figure 6-2.

Note 1: See Figure 8-5.


#### TABLE 6-3: RECOMMENDED SYSTEM POWER-UP/DOWN TIMINGS

Symbol	Parameter	Minimum	Max	Units	Condition
TPU-READ <sup>(1)</sup>	VDD Minimum to Read Operation	100	_	μs	
TPU-WRITE <sup>(1)</sup>	VDD Minimum to Write Operation	100	_	μs	
TPD <sup>(1)</sup>	Power-down Duration	100		ms	
Voff	VDD off time	—	0.3	V	0V recommended

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.







© 2013-2020 Microchip Technology Inc.

## 7.0 DC CHARACTERISTICS

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IDDR1	Read Current		8	15	mA	VDD = VDD Max, CE# = 0.1 VDD/0.9 VDD@40 MHz, SO = open
IDDR2	Read Current	_	_	20	mA	VDD = VDD Max, CE# = 0.1 VDD/0.9 VDD@104 MHz, SO = open
IDDW1	Program and Erase Current	_	_	25	mA	CE# = VDD Max
IDDW2	Program and Erase Current	_	—	30	mA	CE# = VDD Max @ 125°C
ISB1	Standby Current	_	15	45	μA	CE# = VDD, VIN = VDD or VSS
ISB2	Standby Current	_	—	50	μA	CE# = VDD, VIN = VDD or Vss @125°C
ILI	Input Leakage Current	_		2	μA	VIN = GND to VDD, VDD = VDD Max
ILO	Output Leakage Current	_	—	2	μA	Vout = GND to Vdd, Vdd = Vdd Max
VIL	Input Low Voltage	_		0.8	V	VDD=VDD Min
VIH	Input High Voltage	0.7*Vdd	_	—	V	VDD=VDD Max
Vol	Output Low Voltage	_	_	0.2	V	Iol = 100 μA, Vdd = Vdd Min
Vон	Output High Voltage	Vdd-0.2	—	—	V	Іон = -100 µA, Vdd = Vdd Min

## TABLE 7-1:DC OPERATING CHARACTERISTICS (V<sub>DD</sub> = 2.3V - 3.6V)

## TABLE 7-2:CAPACITANCE (TA = 25°C, F=1 MHZ, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
COUT <sup>(1)</sup>	Output Pin Capacitance	Vout = 0V	8 pF
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	6 pF

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

#### TABLE 7-3: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
NEND <sup>(1)</sup>	Endurance	100,000	Cycles	JEDEC Standard A117 and AEC-Q100-005
Tdr <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103 and AEC-Q100-005
ILTH <sup>(1)</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78 and AEC-Q100-004

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Symbol	Parameter	Minimum	Maximum	Units
TSE	Sector Erase	—	25	ms
Тве	Block Erase	—	25	ms
TSCE	Chip Erase	—	50	ms
TPP <sup>(1)</sup>	Page Program	—	1.5	ms
TPSID	Program Security-ID	—	1.5	ms
Tws	Write Suspend Latency	_	25	μs
TWPEN	Write Protection Enable Bit Latency	—	25	ms

TABLE 7-4: WRITE TIMING PARAMETERS (VDD = 2.3V-3.6V)

**Note 1:** Estimate for typical conditions less than 256 bytes: Programming Time ( $\mu$ s) = 55 + (3.75 x # of bytes)

## 8.0 AC CHARACTERISTICS

		Limits	- 40 MHz	Limits - 80 MHz		Limits - 104 MHz		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
FCLK	Serial Clock Frequency		40		80		104	MHz
TCLK	Serial Clock Period		25	_	12.5	_	9.6	ns
Тѕскн	Serial Clock High Time	11	_	5.5		4.5	_	ns
TSCKL	Serial Clock Low Time	11	_	5.5		4.5	_	ns
TSCKR <sup>(2)</sup>	Serial Clock Rise Time (slew rate)	0.1	_	0.1		0.1		V/ns
TSCKF <sup>(2)</sup>	Serial Clock Fall Time (slew rate)	0.1	_	0.1		0.1		V/ns
TCES <sup>(3)</sup>	CE# Active Setup Time	8	_	5		5	_	ns
TCEH <sup>(3)</sup>	CE# Active Hold Time	8	—	5		5		ns
TCHS <sup>(3)</sup>	CE# Not Active Setup Time	8	_	5		5		ns
Тснн <sup>(3)</sup>	CE# Not Active Hold Time	8	_	5		5		ns
Тсрн	CE# High Time	25	_	12.5		12	_	ns
Тснг	CE# High to High-Z Output	_	19	—	12.5	—	12	ns
TCLZ	SCK Low to Low-Z Output	0	_	0		0	_	ns
THLS	HOLD# Low Setup Time	8	—	5		5		ns
T <sub>HHS</sub>	HOLD# High Setup Time	8	_	5		5		ns
Thlh	HOLD# Low Hold Time	8	_	5		5	_	ns
Тннн	HOLD# High Hold Time	8	—	5		5		ns
Тнг	HOLD# Low-to-High-Z Output	_	8	—	8	—	8	ns
TLZ	HOLD# High-to-Low-Z Output	_	8	_	8	_	8	ns
TDS	Data In Setup Time	3	_	3	_	3	_	ns
TDH	Data In Hold Time	4	_	4	—	4	—	ns
Тон	Output Hold from SCK Change	0	_	0	—	0	—	ns
Τv	Output Valid from SCK	_	8/5 <sup>(4)</sup>	_	8/5 <sup>(4)</sup>	—	8/5 <sup>(4)</sup>	ns


## TABLE 8-1: AC OPERATING CHARACTERISTICS (VDD<sup>(1)</sup> = 2.3V - 3.6V)

**Note 1:** Maximum operating frequency for 2.3V-3.6V is 80 MHz and for 2.7V-3.6V is 104 MHz. For Extended temperature (125°C), maximum frequency is up to 80 MHz for 2.7V - 3.6V.


2: Maximum Rise and Fall time may be limited by TSCKH and TSCKL requirements<sup>(4)</sup>.

3: Relative to SCK.


4: 30 pF/10 pF



## FIGURE 8-2: SERIAL INPUT TIMING DIAGRAM




## FIGURE 8-3: SERIAL OUTPUT TIMING DIAGRAM




## TABLE 8-2: RESET TIMING PARAMETERS

TR <sub>(i)</sub>	Parameter	Minimum	Maximum	Units
TR <sub>(0)</sub>	Reset to Read (non-data operation)	_	20	ns
TR <sub>(p)</sub>	Reset Recovery from Program or Suspend	—	100	μs
TR <sub>(e)</sub>	Reset Recovery from Erase	_	1	ms

<sup>© 2013-2020</sup> Microchip Technology Inc.



## FIGURE 8-5: AC INPUT/OUTPUT REFERENCE WAVEFORMS



## 9.0 PACKAGING INFORMATION

## 9.1 Package Marking


8-Lead SOIJ (5.28 mm)



24-Ball TBGA (6x8 mm)



8-Lead WDFN (5x6 mm)





Example

Example




Example 26F032B MF ©3 200613F

Part Number	1st Line Marking Codes					
Part Number	SOIJ	TBGA	WDFN			
SST26VF032B	26F032B	26F032B	26F032B			
SST25VF032BA	26F032B	26F032B	26F032B			

Legend	: XXX Y YY WW NNN @3	Part number or part number code) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code (2 characters for small packages) Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)
Note:		mall packages with no room for the Pb-free JEDEC <sup>®</sup> designator narking will only appear on the outer carton or reel label.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	1	MILLIMETER	S	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	A	1.77	-	2.03
Standoff §	A1	0.05		0.25
Molded Package Thickness	A2	1.75	-	1.98
Overall Width	E		7.94 BSC	
Molded Package Width	E1	5.25 BSC		
Overall Length	D	5.26 BSC		
Foot Length	L	0.51	-	0.76
Lead Thickness	С	0.15	-	0.25
Lead Width	b	0.36	-	0.51
Mold Draft Angle	Θ1	-	-	15°
Lead Angle	Θ2	0°	-	8°
Foot Angle	Θ3	0°	-	8°


Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Ν	<b>ILLIMETER</b>	S	
Dimension	Dimension Limits			MAX
Contact Pitch	Contact Pitch E		1.27 BSC	
Overall Width	Z1			9.00
Contact Pad Spacing	C1		7.30	
Contact Pad Width (X8)	X1			0.65
Contact Pad Length (X8)	Y1			1.70
Distance Between Pads	G1	5.60		
Distance Between Pads G		0.62		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C



## 24-Ball Thin Profile Ball Grid Array (TD) - 6x8 mm Body [TBGA]

Microchip Technology Drawing C04-199B Sheet 1 of 2



For the most current package drawings, please see the Microchip Packaging Specification located at

## 24-Ball Thin Profile Ball Grid Array (TD) - 6x8 mm Body [TBGA]

http://www.microchip.com/packaging

DETAIL B

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Solder Balls	n		24	
Solder Ball X-Pitch	eD		1.00 BSC	
Solder Ball Y-Pitch	еE	1.00 BSC		
Overall Height	Α	1.00	1.10	1.20
Ball Height	A1	0.27	0.32	0.37
Overall Length	h D 8.00 BSC			
Overall Solder Ball Y-Pitch	D1	5.00 BSC		
Overall Width	E 6.00 BSC			
Overall Solder Ball Y-Pitch	E1	3.00 BSC		
Solder Ball Width	b	0.35	0.40	0.45


Notes:

Note:

1. Ball A1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensioning and tolerancing per ASME Y14.5M
- BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  REF: Reference Dimension, usually without tolerance, for information purposes only.
  Ball interface to package body: 0.32mm nominal diameter.

Microchip Technology Drawing C04-199B Sheet 2 of 2




## 8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

Microchip Technology Drawing C04-210B Sheet 1 of 2

Note:

## 8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	<b>IILLIMETER</b>	S	
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	D	5.00 BSC		
Exposed Pad Width	D2	2 4.00 BSC		
Overall Length	E		6.00 BSC	
Exposed Pad Length	E2	3.40 BSC		
Terminal Width	b	0.35	0.42	0.48
Terminal Length	L	0.50	0.60	0.70
Terminal-to-Exposed-Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-210B Sheet 2 of 2

## 8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Ν		S	
Dimensior	Units Dimension Limits			MAX
Contact Pitch	Contact Pitch E			
Optional Center Pad Width	X2			3.50
Optional Center Pad Length Y2				4.10
Contact Pad Spacing	С		5.70	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.10

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2210A

## APPENDIX A: REVISION HISTORY

## **Revision H (February 2020)**

Updated template; added description and operating values for Extended temperature.

## Revision G (May 2019)

Corrected SDIOR Maximum Frequency value in Table 5-1.

## **Revision F (February 2018)**

Added Automotive AECQ-100 information.

## Revision E (May 2016)

Updated Note 1 in Table 5-6.

## **Revision D (July 2015)**

Added 2.3V-3.6V information throughout. Updated "Product Description".

## **Revision C (February 2015)**

Revised "Product Description". Added Part Markings. Added footnote to Table 7-4.

## **Revision B (April 2014)**

Updated "Features", Figure 5-29 and Figure 5-31. Revised "SPI Dual I/O Read". Revised Table 11-1.

## **Revision A (October 2013)**

Initial release of the document.

## 11.0 APPENDIX

Address	Bit Address	Data	Comments
			SFDP Header
SFDP Heade	er: 1 <sup>st</sup> DWORD		
00H	A7:A0	53H	SFDP Signature
01H	A15:A8	46H	SFDP Signature=50444653H
02H	A23:A16	44H	
03H	A31:A24	50H	
SFDP Heade	er: 2 <sup>nd</sup> DWORD		
04H	A7:A0	06H	SFDP Minor Revision Number
05H	A15:A8	01H	SFDP Major Revision Number
06H	A23:A16	02H	Number of Parameter Headers (NPH)=3
07H	A31:A24	FFH	Unused. Contains FF and can not be changed.
			Parameter Headers
JEDEC Flas	h Parameter H	eader: 1 <sup>st</sup> DV	VORD
08H	A7:A0	00H	Parameter ID Least Significant Bit (LSB) Number. When this field is set to 00H, it indicates a JEDEC-specified header. For vendor-specified headers, this field must be set to the vendor's manufac- turer ID.
09H	A15:A8	06H	<b>Parameter Table Minor Revision Number</b> Minor revisions are either clarifications or changes that add parameters in existing Reserved locations. Minor revisions do NOT change overall structure of SFDP. Minor Revision starts at 00H.
0AH	A23:A16	01H	Parameter Table Major Revision Number Major revisions are changes that reorganize or add parameters to loca- tions that are NOT currently Reserved. Major revisions would require code (BIOS/firmware) or hardware change to get previously defined dis- coverable parameters. Major Revision starts at 01H
0BH	A31:A24	10H	Parameter Table Length Number of DWORDs that are in the Parameter table
JEDEC Flas	h Parameter H	eader: 2 <sup>nd</sup> D	WORD
0CH	A7:A0	30H	Parameter Table Pointer (PTP)
0DH	A15:A8	00H	A 24-bit address that specifies the start of this header's Parameter table
0EH	A23:A16	00H	in the SFDP structure. The address must be DWORD-aligned.
0EH	A31:A24	FFH	Parameter ID Most Significant Bit (MSB) Number
	tor Map Parame		
JEDEC Sect	or Map Paramo	eter Header:	Parameter ID LSB Number.
10H	A7:A0	81H	Sector-Map, Function-Specific table is assigned 81H
11H	A15:A8	00H	<b>Parameter Table Minor Revision Number</b> Minor revisions are either clarifications or changes that add parameters in existing Reserved locations. Minor revisions do NOT change overall structure of SFDP. Minor Revision starts at 00H.
12H	A23:A16	01H	Parameter Table Major Revision Number Major revisions are changes that reorganize or add parameters to loca- tions that are NOT currently Reserved. Major revisions would require code (BIOS/firmware) or hardware change to get previously defined dis- coverable parameters. Major Revision starts at 01H

#### TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP)

Address	Bit Address	Data	Comments			
13H	A31:A24	06H	Parameter Table Length Number of DWORDs that are in the Parameter table			
JEDEC Flash Parameter Header: 4 <sup>th</sup> DWORD						
14H	A7:A0	00H	Parameter Table Pointer (PTP)			
15H	A15:A8	01H	This 24-bit address specifies the start of this header's Parameter Table in the SFDP structure. The address must be DWORD-aligned.			
16H	A23:A16	00H	The SEDE shutter. The address must be DWOND-alighed.			
17H	A31:A24	FFH	Parameter ID MSB Number			
Microchip (\	/endor) Param	eter Header: {	5 <sup>th</sup> DWORD			
18H	A7:A0	BFH	ID Number Manufacture ID (vendor specified header)			
19H	A15:A8	00H	Parameter Table Minor Revision Number			
1AH	A23:A16	01H	Parameter Table major Revision Number, Revision 1.0			
1BH	A31:A24	18H	Parameter Table Length, 24 Double Words			
Microchip (\	/endor) Param	eter Header: (	6 <sup>th</sup> DWORD			
1CH	A7:A0	00H	Parameter Table Pointer (PTP)			
1DH	A15:A8	02H	This 24-bit address specifies the start of this header's Parameter Table in the SFDP structure. The address must be DWORD-aligned.			
1EH	A23:A16	00H	the SFDF structure. The address must be DWORD-alighed.			
1FH	A31:A24	01H	Used to indicate bank number (vendor specific)			
			JEDEC Flash Parameter Table			
JEDEC Flas	h Parameter Ta	able: 1 <sup>st</sup> DWO	RD			
	A1:A0		Block/Sector Erase Sizes 00: Reserved 01: 4-Kbyte Erase 10: Reserved 11: Use this setting only if the 4-Kbyte erase is unavailable.			
30H	A2	FDH	<ul> <li>Write Granularity</li> <li>0: Single-byte programmable devices or buffer programmable devices with buffer is less than 64 bytes (32 Words).</li> <li>1: For buffer programmable devices when the buffer size is 64 bytes (32 Words) or larger.</li> </ul>			
	A3	<ul> <li>Volatile STATUS Register</li> <li>0: Target flash has nonvolatile status bit. Write/Erase commands do not require STATUS register to be written on every power on.</li> <li>1: Target flash has volatile status bits</li> </ul>				
	A4		Write Enable Opcode Select for Writing to Volatile STATUS Register0:0x50. Enables a STATUS register write when bit 3 is set to 1.1:0x06 Enables a STATUS register write when bit 3 is set to 1.			
	A7:A5		Unused. Contains 111b and can not be changed			

Address	Bit Address	Data	Comments
31H	A15:A8	20H	4 Kbyte Erase Opcode
	A16	2011	Supports (1-1-2) Fast Read 0: (1-1-2) Fast Read NOT supported 1: (1-1-2) Fast Read supported
	A18:A17		<ul> <li>Address Bytes</li> <li>Number of bytes used in addressing Flash array read, write and erase</li> <li>00: 3-byte only addressing</li> <li>01: 3- or 4-byte addressing (e.g. defaults to 3-Byte mode; enters 4-Byte mode on command)</li> <li>10: 4-byte only addressing</li> <li>11: Reserved</li> </ul>
	A19		Supports Double Transfer Rate (DTR) ClockingIndicates the device supports some type of double transfer rate clocking.0: DTR NOT supported1: DTR Clocking supported
32H	32H A20	F1H	Supports (1-2-2) Fast ReadDevice supports single input opcode, dual input address, and dual outputdata Fast Read.0:(1-2-2) Fast Read NOT supported.1:(1-2-2) Fast Read supported.
A21	A21		Supports (1-4-4) Fast ReadDevice supports single input opcode, quad input address, and quad output data Fast Read0:(1-4-4) Fast Read NOT supported.1:(1-4-4) Fast Read supported.
	A22		Supports (1-1-4) Fast ReadDevice supports single input opcode & address and quad output dataFast Read.0: (1-1-4) Fast Read NOT supported.1: (1-1-4) Fast Read supported.
	A23		Unused. Contains '1' can not be changed.
33H	A31:A24	FFH	Unused. Contains FF can not be changed
JEDEC Flas	h Parameter Ta	able: 2 <sup>nd</sup> DW0	DRD
34H	A7:A0	FFH	Flash Memory Density
35H	A15:A8	FFH	SST26VF032B/032BA = 01FFFFFH
36H	A23:A16	FFH	
37H	A31:A24	01H	
JEDEC Flas	h Parameter Ta	able: 3 <sup>rd</sup> DWC	)RD
38H	A4:A0	44H	(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output 00100b: 4 dummy clocks (16 dummy bits) are needed with a quad input address phase instruction
<u>зоп</u>	A7:A5	441	Quad Input Address Quad Output (1-4-4) Fast Read Number of Mode Bits 010b: 2 dummy clocks (8 mode bits) are needed with a single input opcode, quad input address and quad output data Fast Read Instruction.
39H	A15:A8	EBH	(1-4-4) Fast Read Opcode Opcode for single input opcode, quad input address, and quad output data Fast Read.

Address	Bit Address	Data	Comments
ЗАН	A20:A16 3AH 08H A23:A21		(1-1-4) Fast Read Number of Wait states (dummy clocks) needed before valid output 01000b: 8 dummy bits are needed with a single input opcode & address and quad output data Fast Read Instruction
		(1-1-4) Fast Read Number of Mode Bits 000b: No mode bits are needed with a single input opcode & address and quad output data Fast Read Instruction	
3BH	A31:A24	6BH	(1-1-4) Fast Read Opcode Opcode for single input opcode & address and quad output data Fast Read.
JEDEC Flas	h Parameter Ta	able: 4 <sup>th</sup> DWC	DRD
зсн	A4:A0	08H	(1-1-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 01000b: 8 dummy clocks are needed with a single input opcode, address and dual output data fast read instruction.
	A7:A5		(1-1-2) Fast Read Number of Mode Bits 000b: No mode bits are needed with a single input opcode & address and quad output data Fast Read Instruction
3DH	A15:A8	3BH	(1-1-2) Fast Read Opcode Opcode for single input opcode& address and dual output data Fast Read.
3EH	A20:A16	80H	(1-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 00010b: 0 clocks of dummy cycle.
	A23:A21		(1-2-2) Fast Read Number of Mode Bits (in clocks) 010b: 4 clocks of mode bits are needed
3FH	A31:A24	BBH	<b>(1-2-2) Fast Read Opcode</b> Opcode for single input opcode, dual input address, and dual output data Fast Read.
JEDEC Flas	h Parameter Ta	able: 5 <sup>th</sup> DWC	)RD
	A0		Supports (2-2-2) Fast Read         Device supports dual input opcode& address and dual output data Fast         Read.         0:       (2-2-2) Fast Read NOT supported.         1:       (2-2-2) Fast Read supported.
	A3:A1		Reserved. Bits default to all 1's.
40H	A4	- FEH	Supports (4-4-4) Fast Read         Device supports Quad input opcode & address and quad output data         Fast Read.         0:       (4-4-4) Fast Read NOT supported.         1:       (4-4-4) Fast Read supported.
	A7:A5		Reserved. Bits default to all 1's.
41H	A15:A8	FFH	Reserved. Bits default to all 1's.
42H	A23:A16	FFH	Reserved. Bits default to all 1's.
43H	A31:A24	FFH	Reserved. Bits default to all 1's.

Address	Bit Address	Data	Comments
JEDEC Flas	h Parameter Ta	able: 6 <sup>th</sup> DWC	DRD
44H	A7:A0	FFH	Reserved. Bits default to all 1's.
45H	A15:A8	FFH	Reserved. Bits default to all 1's.
46H	A20:A16	00H	(2-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 00000b: No dummy bit is needed
	A23:A21		(2-2-2) Fast Read Number of Mode Bits 000b: No mode bits are needed
47H	A31:A24	FFH	(2-2-2) Fast Read Opcode Opcode for dual input opcode& address and dual output data Fast Read. (not supported)
JEDEC Flas	h Parameter Ta	able: 7 <sup>th</sup> DWC	DRD
48H	A7:A0	FFH	Reserved. Bits default to all 1's.
49H	A15:A8	FFH	Reserved. Bits default to all 1's.
4AH	A20:A16	44H	<ul> <li>(4-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output</li> <li>00100b: 4 clocks dummy are needed with a quad input opcode &amp; address and quad output data Fast Read Instruction</li> </ul>
	A23:A21	1	<b>(4-4-4) Fast Read Number of Mode Bits</b> 010b: 2 clocks mode bits are needed with a quad input opcode & address and quad output data Fast Read Instruction
4BH	A31:A24	0BH	(4-4-4) Fast Read Opcode Opcode for quad input opcode/address, quad output data Fast Read
JEDEC Flas	h Parameter Ta	able: 8 <sup>th</sup> DWC	DRD
4CH	A7:A0	0CH	<b>Sector Type 1 Size</b> 4 Kbyte, Sector/block size = 2 <sup>N</sup> bytes
4DH	A15:A8	20H	Sector Type 1 Opcode Opcode used to erase the number of bytes specified by Sector Type 1 Size.
4EH	A23:A16	0DH	Sector Type 2 Size 8 Kbyte, Sector/block size = 2 <sup>N</sup> bytes
4FH	A31:A24	D8H	Sector Type 2 Opcode Opcode used to erase the number of bytes specified by Sector Type 2 Size.
JEDEC Flas	h Parameter Ta	able: 9 <sup>th</sup> DWC	DRD
50H	A7:A0	0FH	Sector Type 3 Size 32 Kbyte, Sector/block size = 2 <sup>N</sup> bytes
51H	A15:A8	D8H	Sector Type 3 Opcode Opcode used to erase the number of bytes specified by Sector Type 3 Size.
52H	A23:A16	10H	Sector Type 4 Size 64 Kbyte, Sector/block size = 2 <sup>N</sup> bytes
53H	A31:A24	D8H	Sector Type 4 Opcode Opcode used to erase the number of bytes specified by Sector Type 4 Size

Address	Bit Address	Data	Comments
JEDEC Flas	h Parameter Ta	able: 10 <sup>th</sup> DW	ORD
	A3:A0		Multiplier from typical erase time to maximum erase time Maximum time = 2*(count + 1)*Typical erase time Count = 0 A3:A0= 0000b
54H	A7:A4	20H	Erase Type 1 Erase, Typical time Typical Time = (count +1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 10:9 units (00b:1 ms, 01b: 16 ms, 10b:128 ms, 11b:1s) A8:A4 count = 12 = 10010b A10:A9 unit = 1 ms = 00b
	A10:A8		A10:A8=001b
55H	A15:A11	91H	Erase Type 2 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 17:16 units (00b:1 ms, 01b:16 ms, 10b:128 ms, 11b:1s) A15:A11 count = 12 =10010b A17:A16 unit = 1 ms =00b
	A17:A16		A17:A16=00b
56H	A23:A18	48H	Erase Type 3 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 24:23 units (00b: 1 ms, 01b: 16 ms, 10b:128 ms, 11b:1s) A22:A18 count = 12 = 10010b A24:A23 unit = 1ms = 00b
	A24		A24=0b
57H	A31:A25	24H	Erase Type 4 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 31:30 units (00b: 1 ms, 01b: 16 ms, 10b:128 ms, 11b:1s) A29:A25 count=12=10010b A31:A30 unit = 1 ms =00b
JEDEC Flas	h Parameter Ta	able: 11 <sup>th</sup> DW0	ORD
58H	A3:A0	80H	Multiplier from Typical Program Time to Maximum Program Time Maximum time = 2*(count +1)*Typical program time. Count =0. A3:A0=0000b
5011	A7:A4		Page Size Page size = 2 <sup>N</sup> bytes. N=8 A7:A4 =1000b
59H	A13:A8	— 6FH	Page Program Typical time           Program time = (count+1)*units           13 units (0b: 8μs, 1b: 64 μs)           A12:A8 count = 11 = 01111b           A13 unit = 64 μs = 1b
	A15:A14		Byte Program Typical time, first byte Typical time = (count+1)*units 18 units (0b: 1μs, <b>1b: 8μs</b> ) A17:A14 count = 5 = 0101b A18 =8 μs = 1b

			COVERABLE FARAMETER (SI DF) (CONTINUED)
Address	Bit Address	Data	Comments
	A18:A16		A18:A16=101b
5AH	A23:A19	1DH	Byte Program Typical time, Additional Byte Typical time = (count+1)*units 23 units (0b: 1 μs, 1b: 8 μs) A22:A19 count = 0011b A23=1 μs = 0b
5BH	A30:A:24	81H	Chip Erase Typical Time Typical time = (count+1)*units 16 ms to 512 ms, 256 ms to 8192 ms, 4s to 128s, 64s to 2048s A28:A24 count = 1 = 00001b A30:A29 units = 16 ms = 00b
	A31		Reserved A31 = 1b
JEDEC Flash	Parameter Ta	able: 12 <sup>th</sup> DW	
	A3:A0		<ul> <li>Prohibited Operations During Program Suspend</li> <li>xxx0b: May not initiate a new erase anywhere</li> <li>xxx1b:May not initiate a new erase in the program suspended page size</li> <li>xx0xb:May not initiate a new page program anywhere</li> <li>xx1xb: May not initiate a new page program in program suspended page size.</li> <li>x0xxb:Refer to the Data Sheet</li> <li>x1xxb: May not initiate a read in the program suspended page size</li> <li>0xxxb: Additional erase or program restrictions apply</li> <li>1xxxb: The erase and program restrictions in bits 1:0 are sufficient</li> </ul>
5CH	A7:A4	EDH	Prohibited Operation During Erase Suspend xxx0b: May not initiate a new erase anywhere xxx1b:May not initiate a new erase in the erase suspended page size xx0xb:May not initiate a new page program anywhere xx1xb: May not initiate a new page program in erase suspended erase type size. x0xxb:Refer to the Data Sheet x1xxb: May not initiate a read in the erase suspended page size 0xxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 5:4 are sufficient
	A8		Reserved = 1b
	A12:A9		<b>Program Resume to Suspend Interval</b> The device requires this typical amount of time to make progress on the program operation before allowing another suspend. Interval =500 $\mu$ s Program resume to suspend interval = (count+1)*64 $\mu$ s A12:A9 = 7 = 0111b
5DH	A15:A13	0FH	Suspend in-progress program max latency Maximum time required by the Flash device to suspend an in-progress program and be ready to accept another command which accesses the Flash array. Max latency = $25 \ \mu s$ program max latency = (count+1)*units units (00b:128 ns, 01b:1 $\mu s$ , 10b:8 $\mu s$ , 11b:64 $\mu s$ ) A17:A13 = count = 24 = 11000b A19:A18 = 1 $\mu s$ =01b

Address	Bit Address	Data	Comments
	A19:A16		0111b
5EH	A23:A20	77H	<b>Erase Resume to Suspend Interval</b> The device requires this typical amount of time to make progress on the erase operation before allowing another suspend. Interval = 500 $\mu$ s Erase resume to suspend interval =(count+1)*64 $\mu$ s A23:A20= 7 = <b>0111b</b>
5FH	A30:A24	38H	Suspend in-progress erase max latency Maximum time required by the Flash device to suspend an in-progress erase and be ready to accept another command which accesses the Flash array. Max latency = 25 µs Erase max latency = (count+1)*units units (00b:128ns, 01b:1 µs, 10b:8µs, 11b:64 µs) A28:A24 = count = 24 = 11000b A30:A29 = 1 µs =01b
	A31		Suspend/Resume supported 0: supported 1: not supported
JEDEC Flash	Parameter Ta	able: 13 <sup>th</sup> DW	ORD
60H	A7:A0	30H	Program Resume Instruction
61H	A15:A8	B0H	Program Suspend Instruction
62H	A23:A16	30H	Resume Instruction
63H	A31:A24	B0H	Suspend Instruction
JEDEC Flash	Parameter Ta	able: 14 <sup>th</sup> DW	ORD
	A1:A0		Reserved = 11b
64H	A7:A2	F7H	<b>STATUS Register Polling Device Busy</b> 111101b: Use of legacy polling is supported by reading the STATUS reg- ister with 05h instruction and checking WIP bit [0] (0 = ready, 1 = busy)
65H	A14:A8	FFH	Exit Deep Power-down to next operation delay
0011	A15		Exit Power-down Instruction
66H	A22:A16	FFH	Enter Power-down instruction
0011	A23		
	A30:A24		Deep Power-down Supported
67H	A31	FFH	0: supported 1: not supported
JEDEC Flash	Parameter Ta	able: 15 <sup>th</sup> DW	ORD
68H	A3:A0	29H	<b>4-4-4 mode disable sequences</b> Xxx1b: issue FF instruction 1xxxb: issue the Soft Reset 66/99 sequence.
	A7:A4		<b>4-4-4 mode enable sequences</b> X_xx1xb: issue instruction 38h

Address	Bit Address	Data	Comments
	A8		<b>4-4-4 mode enable sequences</b> A8 = 0
69H	A9	С2Н	0-4-4 mode supported 0: not supported 1: supported
	A15:A10		<b>0-4-4 Mode Exit Method</b> X1_xxxx:Mode Bit[7:0] Not = AXh 1x_xxxx Reserved = 1
	A19:A16		0-4-4 Mode Entry Method X1xxb: M[7:0] = AXh 1xxxb:Reserved =1
6AH	A22:A20	5CH	Quad Enable Requirements (QER) 101b: Quad Enable is bit 1 of the configuration register.
	A23		HOLD and Reset Disable 0: feature is not supported
6BH	A31:A24	FFH	Reserved bits = 0xFF
JEDEC Flas	h Parameter Ta	able: 16 <sup>th</sup> DW	ORD
6C	A6:A0	F0H	Volatile or Nonvolatile Register and Write Enable Instructions for STATUS Register 1 Xx1_xxxxb:STATUS Register 1 contains a mix of volatile and nonvolatile bits. The 06h instruction is used to enable writing to the register. X1x_xxxb: Reserved = 1 1xx_xxxb: Reserved = 1
	A7	1	Reserved =1b
6D	A13:A8	30H	Soft Reset and Rescue Sequence Support X1_xxxxb: reset enable instruction 66h is issued followed by reset instruction 99h. 1x_xxxxb: exit 0-4-4 mode is required prior to other reset sequences.
	A15:A14		Exit 4-Byte Addressing Not supported
6E	A23:A16	С0Н	Exit 4-Byte Addressing Not supported A23 and A22 are Reserved bits which are = 1
6F	A31:A24	80H	Enter 4-Byte Addressing Not supported 1xxx_xxxx: Reserved = 1
JEDEC Sect	or Map Parame	eter Table	
100H	A7:A0	FFH	Sector Map A7:A2 = Reserved = 11111b A1 = Descriptor Type = Map = 1b A0 = Last map = 1b
101H	A15:A8	00H	Configuration ID = 00h
102H	A23:A16	04H	Region Count = 5 Regions
103H	A31:A24	FFH	Reserved = FFH
104H	A7:A0	F3H	<b>Region 0 supports 4-Kbyte erase and 8-Kbyte erase</b> A3:A0 = 0011b A7:A4 = Reserved = 1111b

Address	Bit Address	Data	Comments
105H	A15:A8	7FH	<b>Region 0 Size</b> 4 * 8 Kbytes = 32 Kbytes Count = 32 Kbytes/256 Bytes = 128 Value = count -1 =127 A31:A8 = 00007Fh
106H	A23:A16	00H	
107H	A31:A24	00H	
108H	A7:A0	F5H	<b>Region 1 supports 4-Kbyte erase and 32-Kbyte erase</b> A3:A0 = 0101b A7:A4 = Reserved = 1111b
109H	A15:A8	7FH	Region 1 size 1 * 32 Kbytes = 32 Kbytes Count = 32 Kbytes/256 bytes = 128 Value = count -1 =127 A31:A8 = 00007Fh
10AH	A23:A16	00H	
10BH	A31:A24	00H	
10CH	A7:A0	F9H	<b>Region 2 supports 4-Kbyte erase and 64-Kbyte erase</b> A3:A0 = 1001b A7:A4 = Reserved = 1111b
10DH	A15:A8	FFH	<b>Region 2 size</b> 62 * 64 Kbytes = 3968 Kbytes Count = 3968 Kbytes/256 Bytes = 15872 Value = count -1 = 15871 A31:A8 = 003DFFh
10EH	A23:A16	3DH	
10FH	A31:A24	00H	
110H	A7:A0	F5H	Region 3 supports 4-Kbyte erase and 32-Kbyte erase A3:A0 = 0101b A7:A4 = Reserved = 1111b
111H	A15:A8	7FH	<b>Region 3 size</b> 1 * 32 Kbytes = 32 Kbytes Count = 32 Kbytes/256 bytes = 128 Value = count -1 = 127 A31:A8 = 00007Fh
112H	A23:A16	00H	
113H	A31:A24	00H	
114H	A7:A0	F3H	<b>Region 4 supports 4-Kbyte erase and 8-Kbyte erase</b> A3:A0 = 0011b A7:A4 = Reserved=1111b
115H	A15:A8	7FH	<b>Region 4 Size</b> 4 * 8 Kbytes = 32 Kbytes Count = 32 Kbytes/256 bytes = 128 Value = count -1 = 127 A31:A8 = 00007Fh
116H	A23:A16	00H	
117H	A31:A24	00H	

Address	Bit Address	Data	Comments
		SST26V	F032B/032BA (Vendor) Parameter Table
SST26VF03	2B/032BA Ident	tification	
200H	A7:A0	BFH	Manufacturer ID
201H	A15:A8	26H	Memory Type
202H	A23:A16	42H	Device ID SST26VF032B/032BA=42H
203H	A31:A24	FFH	Reserved. Bits default to all 1's.
SST26VF03	2B/032BA Inter	face	
	A2:A0		Interfaces Supported 000: SPI only 001: Power up default is SPI; Quad can be enabled/disabled 010: Reserved : : 111: Reserved
204H	A3	B9H	Supports Enable Quad         0:       not supported         1:       supported
	A6:A4		Supports Hold#/Reset# Function 000: Hold# 001: Reset# 010: HOLD/Reset# 011: Hold# & I/O when in SQI(4-4-4), 1-4-4 or 1-1-4 Read
	A7		Supports Software Reset 0: not supported 1: supported
	A8		Supports Quad Reset 0: not supported 1: supported
	A10:A9		Reserved. Bits default to all 1's
205H	A13:A11		Byte Program or Page Program (256 Bytes) 011: Byte Program/Page Program in SPI and Quad Page Program once Quad is enabled
	A14		Program Erase Suspend Supported         0:       Not Supported         1:       Program/Erase Suspend Supported
	A15		Deep Power-Down Mode Supported         0:       Not Supported         1:       Deep Power-Down Mode Supported

Address	Bit Address	Data	Comments
			OTP Capable (Security ID) Supported
	A16		0: not supported
			1: supported
			Supports Block Group Protect
	A17		0: not supported
			1: supported
206H		FDH	Supports Independent Block Protect
	A18		0: not supported
			1: supported
			Supports Independent non Volatile Lock (Block or Sector becomes OTP)
	A19		0: not supported
			1: supported
	A23:A20		Reserved. Bits default to all 1's.
207H	A31:A24	FFH	Reserved. Bits default to all 1's.
20711 208H	A7:A0	30H	VDD Minimum Supply Voltage
			2.3V (F270H)
209H	A15:A8	F2H	
20AH	A23:A16	60H	VDD Maximum Supply Voltage 3.6V (F360H)
20BH	A31:A24	F3H	
	47.40	2011	Typical time out for Byte Program: 50 µs
20CH	A7:A0	32H	Typical time out for Byte Program is in µs. Represented by conversion of the actual time from the decimal to hexadecimal number.
20DH	A15:A8	FFH	Reserved. Bits default to all 1's.
20DH	A23:A16	0AH	Typical time out for page program: 1.0 ms (xxH*(0.1 ms)
20211	A23.A10	UAIT	
20FH	A31:A24	12H	<b>Typical time out for Sector Erase/Block Erase:</b> 18 ms Typical time out for Sector/Block Erase is in ms. Represented by conversion
20111	7101.7121	1211	of the actual time from the decimal to hexadecimal number.
			Typical time out for Chip Erase: 35 ms
210H	A7:A0	23H	Typical time out for Chip Erase is in ms. Represented by conversion of
			the actual time from the decimal to hexadecimal number.
			Max. time out for Byte Program: 70 µs
211H	A15:A8	46H	Typical time out for Byte Program is in µs. Represented by conversion of
			the actual time from the decimal to hexadecimal number.
212H	A23:A16	FFH	Reserved. Bits default to all 1's.
213H	A31:A24	0FH	<b>Max time out for Page-Program:</b> 1.5ms. Typical time out for Page Program in xxH * (0.1 ms) ms
			Max. time out for Sector Erase/Block Erase: 25 ms.
214H	A7:A0	19H	Max. time out for Sector Erase/Block Erase: 25 ms. Max time out for Sector/Block Erase in ms
			Max time out for Chip Erase: 50ms.
215H	A15:A8	32H	Max time out for Chip Erase in ms.
			Max. time out for Program Security ID: 1.5 ms
216H	A23:A16	0FH	Max time out for Program Security ID in xxH*(0.1ms) ms
			Max. time out for Write Protection Enable Latency: 25 ms
217H	A31:A24	19H	Max time out for Write Protection Enable Latency is in ms. Represented by con-
			version of the actual time from the decimal to hexadecimal number.
			Max. time Write Suspend Latency: 25 µs
218H	A23:A16	19H	Max time out for Write-Suspend Latency is in µs. Represented by conversion of
			the actual time from the decimal to hexadecimal number.
219H	A31:A24	FFH	Max. time to Deep Power-Down
219H	A31:A24	FFH	0FFH = Reserved

© 2013-2020 Microchip Technology Inc.

Address	Bit Address	Data	Comments
21AH	A23:A16	FFH	Max. time out from Deep Power-Down mode to Standby mode 0FFH = Reserved
21BH	A31:A24	FFH	Reserved. Bits default to all 1's.
21CH	A23:A16	FFH	Reserved. Bits default to all 1's.
21DH	A31:A24	FFH	Reserved. Bits default to all 1's.
21EH	A23:A16	FFH	Reserved. Bits default to all 1's.
21FH	A31:A24	FFH	Reserved. Bits default to all 1's.
Supported I	nstructions	•	
220H	A7:A0	00H	No Operation
221H	A15:A8	66H	Reset Enable
222H	A23:A16	99H	Reset Memory
223H	A31:A24	38H	Enable Quad I/O
224H	A7:A0	FFH	Reset Quad I/O
225H	A15:A8	05H	Read STATUS Register
226H	A23:A16	01H	Write STATUS Register
227H	A31:A24	35H	Read Configuration Register
228H	A7:A0	06H	Write Enable
229H	A15:A8	04H	Write Disable
22AH	A23:A16	02H	Byte Program or Page Program
22BH	A31:A24	32H	SPI Quad Page Program
22CH	A7:A0	B0H	Suspends Program/Erase
22DH	A15:A8	30H	Resumes Program/Erase
22EH	A23:A16	72H	Read Block Protection register
22FH	A31:A24	42H	Write Block Protection Register
230H	A7:A0	8DH	Lock Down Block Protection Register
231H	A15:A8	E8H	Nonvolatile Write Lock Down Register
232H	A23:A16	98H	Global Block Protection Unlock
233H	A31:A24	88H	Read Security ID
234H	A7:A0	A5H	Program User Security ID Area
235H	A15:A8	85H	Lockout Security ID Programming
236H	A23:A16	C0H	Set Burst Length
237H	A31:A24	9FH	JEDEC-ID
238H	A7:A0	AFH	Quad J-ID
239H	A15:A8	5AH	SFDP
23AH	A23:A16	FFH	Deep Power-Down Mode FFH = Reserved
23BH	A31:A24	FFH	Release Deep Power-Down Mode FFH = Reserved
23CH	A4:A0	06H	(1-4-4) SPI nB Burst with Wrap Number of Wait states (dummy clocks) needed before valid output 00110b: 6 clocks of dummy cycle
	A7:A5		(1-4-4) SPI nB Burst with Wrap Number of Mode Bits 000b: Set Mode bits are not supported
23DH	A15:A8	ECH	(1-4-4) SPI nB Burst with Wrap Opcode

Address	Bit Address	Data	Comments
23EH	A20:A16	06H	(4-4-4) SQI nB Burst with Wrap Number of Wait states (dummy clocks) needed before valid output 00110b: 6 clocks of dummy cycle
	A23:A21		(4-4-4) SQI nB Burst with Wrap Number of Mode Bits 000b: Set Mode bits are not supported
23FH	A31:A24	0CH	(4-4-4) SQI nB Burst with Wrap Opcode
240H	A4:A0	00H	<ul> <li>(1-1-1) Read Memory Number of Wait states (dummy clocks) needed before valid output</li> <li>00000b: Wait states/dummy clocks are not supported.</li> <li>(1-1-1) Read Memory Number of Mode Bits</li> </ul>
	A7:A5		000b: Mode bits are not supported,
241H	A15:A8	03H	(1-1-1) Read Memory Opcode
242H	A20:A16	08H	(1-1-1) Read Memory at Higher Speed Number of Wait states (dummy clocks) needed before valid output 01000: 8 clocks (8 bits) of dummy cycle
	A23:A21		(1-1-1) Read Memory at Higher Speed Number of Mode Bits 000b: Mode bits are not supported,
243H	A31:A24	0BH	(1-1-1) Read Memory at Higher Speed Opcode
244H	A7:A0	FFH	Reserved. Bits default to all 1's.
245H	A15:A8	FFH	Reserved. Bits default to all 1's.
246H	A23:A16	FFH	Reserved. Bits default to all 1's.
247H	A31:A24	FFH	Reserved. Bits default to all 1's.
Security ID			
248H	A7:A0	FFH	Security ID size in bytes Example: If the size is 2 Kbytes, this field would be 07FFH
249H	A15:A8	07H	Security ID Range
24911	A 15.A6	0/11	(Preprogrammed at factory) 0000H - 0007H
			User Programmable 0008H - 07FFH
24AH	A23:A16	FFH	Reserved. Bits default to all 1's.
24BH	A31:A24	FFH	Reserved. Bits default to all 1's.
Memory Org	anization/Bloc	k Protection	Bit Mapping <sup>(1)</sup>
24CH	A7:A0	02H	Section 1: Sector Type Number: Sector type in JEDEC Parameter Table (bottom, 8 KByte)
24DH	A15:A8	02H	Section 1 Number of Sectors Four of 8KB block (2 <sup>n</sup> )
24EH	A23:A16	FFH	Section 1 Block Protection Bit Start ((2 <sup>m</sup> ) +1)+ c, c=FFH or -1, m= 6 for 32 Mb Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.

Address	Bit Address	Data	Comments
24FH	A31:A24	06H	Section 1 (bottom) Block Protection Bit End $((2^m) + 1)+ c, c = 06H \text{ or } 6, m = 6 \text{ for } 32 \text{ Mb}$ Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.
250H	A7:A0	03H	Section 2: Sector Type Number Sector type in JEDEC Parameter Table (32-Kbytes Block)
251H	A15:A8	00H	Section 2 Number of Sectors One of 32-Kbytes Block (2 <sup>n</sup> , n = 0)
252H	A23:A16	FDH	Section 2 Block Protection Bit Start $((2^m) +1)+ c, c = FDH \text{ or } -3, m = 6 \text{ for } 32 \text{ Mbits}$ The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.
253H	A31:A24	FDH	Section 2 Block Protection Bit End $((2^m) +1)+ c, c = FDH \text{ or } -3, m = 6 \text{ for } 32 \text{ Mbits}$ The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.
254H	A7:A0	04H	Section 3: Sector Type Number Sector type in JEDEC Parameter Table (64-Kbytes Block)
255H	A15:A8	06H	Section 3 Number of Sectors 62 of 64-Kbytes Blocks (2 <sup>m</sup> -2, m = 6 for 32 Mbits)
256H	A23:A16	00H	Section 3 Block Protection Bit Start Section 3 Block Protection Bit starts at 00H
257H	A31:A24	FCH	Section 3 Block Protection Bit End ((2 <sup>m</sup> ) +1)+ c, c=FCH or -4, m = 6 for 32 Mbits
258H	A7:A0	03H	Section 4: Sector Type Number Sector type in JEDEC Parameter Table (32-Kbytes Block)
259H	A15:A8	00H	Section 4 Number of Sectors One of 32 Kbytes Block (2 <sup>n</sup> , n = 0)
25AH	A23:A16	FEH	Section 4 Block Protection Bit Start $((2^m) + 1)+ c, c = FEH \text{ or } -2, m = 6 \text{ for } 32 \text{ Mbits}$ The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.
25BH	A31:A24	FEH	Section 4 Block Protection Bit End $((2^m) +1)+ c, c = FEH \text{ or } -2, m = 6 \text{ for } 32 \text{ Mbits}$ The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.
25CH	A7:A0	02H	Section 5 Sector Type Number: Sector type in JEDEC Parameter Table (top, 8 Kbyte)
25DH	A15:A8	02H	Section 5 Number of Sectors Four of 8-Kbytes block (2 <sup>n</sup> )

Address	Bit Address	Data	Comments
25EH	A23:A16	07H	Section 5 Block Protection Bit Start $((2^m) + 1)+ c, c = 07H \text{ or } 7, m = 6 \text{ for } 32 \text{ Mbits}$ Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.
25FH	A31:A24	0EH	Section 5 (Top) Block Protection Bit End $(((2^m) +1)+c, c = 0EH \text{ or } 14, m = 6 \text{ for } 32 \text{ Mbits},$ Address bits are Read Lock bit locations and Even Address bits are Write Lock bit locations. The most significant (left-most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one then the number is less than zero or negative.

Note 1: See Section 11.1 "Mapping Guidance Details" for more detailed mapping information

## 11.1 Mapping Guidance Details

The SFDP Memory Organization/Block Protection Bit Mapping defines the memory organization including uniform sector/block sizes and different contiguous sectors/blocks sizes. In addition, this bit defines the number of these uniform and different sectors/blocks from address 000000H to the full range of Memory and the associated Block Locking Register bits of each sector/block.

Each major Section is defined as follows:

#### TABLE 11-2:SECTION DEFINITION

Major Section X	Section X: Sector Type Number
	Section X: Number of Sectors
	Section X: Block Protection Register Bit Start Location
	Section X: Block Protection Register Bit End Location

<6ptHelv>

A Major Section consists of Sector Type Number, Number of Sector of this type, and the Block Protection Bit Start/End locations. This is tied directly to JEDEC Flash Parameter Table Sector Size Type (in 7th DWORD and 8th DWORD section). Note that the contiguous 4-Kbyte Sectors across the full memory range are not included on this section because they are not defined in the JEDEC Flash Parameter Table Sector Size Type section. Only the sectors/blocks that are dependently tied with the Block Protection Register bits are defined. A major section is a partition of contiguous same-size sectors/blocks. There will be several Major Sections as you dissect across memory from 000000h to the full range. Similar sector/block size that re-appear may be defined as a different Major Section.

#### 11.1.1 SECTOR TYPE NUMBER

Sector Type Number is the sector/block size type defined in JEDEC Flash Parameter Table: SFDP address locations 4CH, 4EH, 50H, and 52H. Sector Type 1, which is represented by 01H, is located at address 4CH. Sector Type 2, which is represented by 02H, is located at address location 4EH. Sector Type 3, which is represented by 03H, is located at address location 50H. Sector Type 4, represented by 04H, is located at address location 52H. Contiguous Same Sector Type # Size can re-emerge across the memory range and this Sector Type # will indicate that it is a separate/independent Major Section from the previous contiguous sectors/blocks.

## 11.1.2 NUMBER OF SECTORS

Number of Sectors represents the number of contiguous sectors/blocks with similar size. A formula calculates the contiguous sectors/blocks with similar size. Given the sector/block size, type, and the number of sectors, the address range of these sectors/blocks can be determined along with specific Block Locking Register bits that control the read/write protection of each sectors/blocks.

#### 11.1.3 BLOCK PROTECTION REGISTER BIT START LOCATION (BPSL)

Block Protection Register Bit Start Location (BPSL) designates the start bit location in the Block Protection Register where the first sector/block of this Major Section begins. If the value of BPSL is 00H, this location is the 0 bit location. If the value is other than 0, then this value is a constant value adder (c) for a given formula,  $(2^m + 1) + (c)$ . See Section 11.1.5 "Memory Configuration".

From the initial location, there will be a bit location for every increment by 1 until it reaches the Block Protection Register Bit End Location (BPEL). This number range from BPSL to BPEL will correspond to, and be equal to, the number of sectors/blocks on this Major Section.

## 11.1.4 BLOCK PROTECTION REGISTER BIT END LOCATION (BPEL)

Block Protection Register Bit End Location designates the end bit location in the Block Protection Register bit where the last sector/block of this Major Section ends. The value in this field is a constant value adder (c) for a given formula or equation,  $(2^m + 1) + (c)$ . See Section 11.1.5 "Memory Configuration"

## 11.1.5 MEMORY CONFIGURATION

For the SST26VF032B/032BA family, the memory configuration is setup with different contiguous block sizes from bottom to the top of the memory. For example, starting from bottom of memory it has four 8-Kbyte blocks, one 32-Kbyte block, x number of 64-Kbyte blocks depending on memory size, then one 32-Kbyte block, and four 8-Kbyte block on the top of memory. See Table 11-3.

8 Kbyte Bottom Block	Section 1: Sector Type Number	
(from 000000H)	Section 1: Number of Sectors	
	Section 1: Block Protection Register Bit Start Location	
	Section 1: Block Protection Register Bit End Location	
32 Kbyte	Section 2: Sector Type Number	
	Section 2: Number of Sectors	
	Section 2: Block Protection Register Bit Start Location	
	Section 2: Block Protection Register Bit End Location	
64 Kbyte	Section 3: Sector Type Number	
	Section 3: Number of Sectors	
	Section 3: Block Protection Register Bit Start Location	
	Section 3: Block Protection Register Bit End Location	
32 Kbyte	Section 4: Sector Type Number	
	Section 4: Number of Sectors	
	Section 4: Block Protection Register Bit Start Location	
	Section 4: Block Protection Register Bit End Location	
8 Kbyte (Top Block)	Section 5: Sector Type Number	
	Section 5: Number of Sectors	
	Section 5: Block Protection Register Bit Start Location	
	Section 5: Block Protection Register Bit End Location	

#### TABLE 11-3: MEMORY BLOCK DIAGRAM REPRESENTATION

Classifying these sector/block sizes via the Sector Type derived from JEDEC Flash Parameter Table: SFDP address locations 4EH, 50H, and 52H are as follows:

- 8-Kbyte Blocks are classified as Sector Type 2 (@4EH of SFDP)
- 32-Kbyte Blocks are classified as Sector Type 3 (@50H of SFDP)
- 64-Kbyte Blocks are classified as Sector Type 4 (@52H of SFDP)

For the Number of Sectors associated with the contiguous sectors/blocks, a formula is used to determine the number of sectors/blocks of these Sector Types:

- 8-Kbyte Block (Type 2) is calculated by 2<sup>n</sup>. n is a byte.
- 32-Kbyte Block (Type 3) is calculated by 2<sup>n</sup>. n is a byte.
- 64-Kbyte Block (Type 4) is calculated by (2m 2). m can either be a 4, 5, 6, 7 or 8 depending on the memory size. This m field is going to be used for the 64-Kbyte Block Section and will also be used for the Block Protection Register Bit Location formula.

m will have a constant value for specific densities and is defined as:

- 8 Mbit = 4
- 16 Mbit = 5
- 32 Mbit = 6
- 64 Mbit = 7
- 128 Mbit = 8

Block Protect Register Start/End Bits are mapped in the SFDP by using the formula  $(2^m + 1) + (c) \cdot m$  is a constant value that represents the different densities from 8 Mbit to 128 Mbit (used also in the formula calculating number of 64-Kbyte Blocks above). The values that are going to be placed in the Block Protection Bit Start/End field table are the constant value adder (c) in the formula and are represented in two's compliment except when the value is 00H. If the value is 00H, this location is the 0 bit location. If the value is other than 0, then this is a constant value adder (c) that will be used in the formula. The most significant (left most) bit indicates the sign of the integer; it is sometimes called the sign bit. If the sign bit is zero, then the number is greater than or equal to zero, or positive. If the sign bit is one, then the number is less than zero, or negative.

See Table 11-4 for an example of this formula.

1000000 (2 + 1) + (0)		
Block Size	8 Mbit to 128 Mbit	Comments
8 Kbyte (Type 2) Bottom	BPSL = (2 <sup>m</sup> + 1) + 0FFH BPEL = (2 <sup>m</sup> + 1) + 04H	0FFH = -1; 06H = 6 Odd address bits are Read-Lock bit locations and even address bits are Write Lock bit locations.
32 Kbyte (Type 3)	BPSL = BPEL= (2 <sup>m</sup> + 1) + 0FDH	0FDH= -3
64 Kbyte (Type 4)	BPSL = 00H BPEL = (2 <sup>m</sup> + 1) + 0FCH	00H is Block Protection Register bit 0 location; 0FCH = -4
32 Kbyte (Type 3)	BPSL = BPEL= (2 <sup>m</sup> + 1) + 0FEH	0FEH=-2
8 Kbyte (Type 2) Top	BPSL = (2 <sup>m</sup> + 1) + 07H BPEL = (2 <sup>m</sup> + 1) + 0EH	07H = 7; 0EH = 14 Odd address bits are Read-Lock bit locations and even address bits are Write Lock bit locations.

## TABLE 11-4: BPSL/BPEL EQUATION WITH ACTUAL CONSTANT ADDER DERIVED FROM THE FORMULA $(2^{M} + 1) + (C)$

## THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	Image: Image shows a start with the start with th	Examples: Valid Combinations: SST26VF032B-104I/MF SST26VF032BT-104I/MF SST26VF032BA-104I/MF
Device:	SST26VF032B= 32 Mbit, 2.5/3.0V, SQI Flash Memory WP#/Hold# pin Enable at power-upSST26VF032BA= 32 Mbit, 2.5/3.0V, SQI Flash Memory WP#/Hold# pin Disable at power-up	SST26VF032BAT-104I/MF SST26VF032B-104V/MF SST26VF032BT-104V/MF SST26VF032B-104I/SM SST26VF032BT-104I/SM SST26VF032BA-104I/SM
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>	SS126VF032BAT-104I/SM SST26VF032BAT-104I/SM SST26VF032B-104V/SM SST26VF032BT-104V/SM
Operating Frequency:	104 = 104 MHz 80 = 80 MHz	SST26VF032B-104I/TD SST26VF032B-80E/SM SST26VF032BT-80E/SM
Temperature Range:	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) V = $-40^{\circ}$ C to $+105^{\circ}$ C E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	SST26VF032B-80E/MF SST26VF032BT-80E/MF Note 1: Tape and Reel identifier only appears in the catalog part number description. This
Package:	MF = WDFN (6 mm x 5 mm Body), 8-lead SM = SOIJ (5.28 mm), 8-lead TD = TBGA(>1 mm pitch, <1.2 mm height), 24-lead	<ul> <li>identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.</li> <li>2: Contact your Microchip Sales Office for Automotive AECQ-100 ordering informa- tion. Valid automotive part numbers are</li> </ul>

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5683-4



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** 

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

**Denmark - Copenhagen** 

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820