

CMOS 1.8 V to 5.5 V, 2.5 Ω 2:1 Mux/SPDT Switch in SC70 Package

Data Sheet

FEATURES

1.8 V to 5.5 V single supply 5 Ω (maximum) on resistance 0.75 Ω (typical) on resistance flatness Automotive temperature range: -40°C to +125°C -3 dB bandwidth > 200 MHz Rail-to-rail operation 6-lead SC70 package Fast switching times $t_{OFF} = 6$ ns Typical power consumption (< 0.01 μ W) TTL/CMOS compatible

ADG749 FUNCTIONAL BLOCK DIAGRAM

ADG749 S2 S1 S1 SWITCH SHOWN FOR A LOGIC 1 INPUT Figure 1.

APPLICATIONS

Battery-powered systems Communication systems Sample-and-hold systems Audio signal routing Video switching Mechanical reed relay replacement

GENERAL DESCRIPTION

The ADG749 is a monolithic CMOS SPDT switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents.

The ADG749 can operate from a single-supply range of 1.8 V to 5.5 V, making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices, Inc.

Each switch of the ADG749 conducts equally well in both directions when on. The ADG749 exhibits break-before-make switching action.

Because of the advanced submicron process, -3 dB bandwidths of greater than 200 MHz can be achieved.

The ADG749 is available in a 6-lead SC70 package.

PRODUCT HIGHLIGHTS

- 1.8 V to 5.5 V Single-Supply Operation. The ADG749 offers high performance, including low on resistance and fast switching times, and is fully specified and guaranteed with 3 V and 5 V supply rails.
- 2. Very Low R_{ON} (5 Ω Maximum at 5 V and 10 Ω Maximum at 3 V). At 1.8 V operation, R_{ON} is typically 40 Ω over the temperature range.
- 3. Automotive Temperature Range: -40°C to +125°C.
- 4. On Resistance Flatness ($R_{FLAT(ON)}$) (0.75 Ω typical).
- 5. -3 dB Bandwidth > 200 MHz.
- 6. Low Power Dissipation. CMOS construction ensures low power dissipation.
- 7. Fast ton/toff.
- 8. Tiny, 6-lead SC70 Package.

Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
General Description
Product Highlights 1
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions

Terminology	7
Typical Performance Characteristics	8
Test Circuits	
Applications Information	
ADG749 Supply Voltages	
On Response vs. Frequency	
Off Isolation	
Outline Dimensions	
Ordering Guide	

REVISION HISTORY

12/11—Rev. B to Rev. C

Deleted Endnote 1 from Leakage Currents Parameter, Table 1.3 Deleted Endnote 1 from Leakage Currents Parameter, Table 2.4

10/09—Rev. A to Rev. B

Updated Format	Universal
Added Pb-Free Information to Table 3	5
Added Table 4	6
Updated Outline Dimensions	
Changes to Ordering Guide	12

7/02—Rev. 0 to Rev. A.

Changes to Features	1
Additions to Product Highlights	1
Changes to Specifications	2
Edits to Absolute Maximum Ratings	4
Changes to Terminology	4
Edits to Ordering Guide	4
Added new TPCs 4 and 5	
Added TPC 10	6
Test Circuits 6, 7, and 8 replaced	7
Updated KS-6 Package Drawing	

1/01—Revision 0: Initial Version

SPECIFICATIONS

 V_{DD} = 5 V \pm 10% and GND = 0 V; $T_{\text{A}}\text{=}-40^{\circ}\text{C}$ to +125°C unless otherwise stated.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (Ron)	2.5			Ωtyp	$V_{s} = 0 V \text{ to } V_{DD}, I_{s} = -10 \text{ mA};$
	5	6	7	Ωmax	see Figure 13
On Resistance Match Between					
Channels (ΔR _{on})		0.1		Ωtyp	$V_s = 0 V$ to V_{DD} , $I_s = -10 \text{ mA}$
		0.8	0.8	Ωmax	
On Resistance Flatness (R _{FLAT(ON)})	0.75			Ωtyp	$V_s = 0 V$ to V_{DD} , $I_s = -10 \text{ mA}$
		1.2	1.5	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 5.5 V$
Source Off Leakage Is (Off)	±0.01			nA typ	$V_{s} = 4.5 \text{ V/1 V}, V_{D} = 1 \text{ V/4.5 V};$
	±0.25	±0.35	1	nA max	see Figure 14
Channel On Leakage I _D , Is (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 V \text{ or } V_{s} = V_{D} = 4.5 V;$
	±0.25	±0.35	5	nA max	see Figure 15
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.4	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current					
I _{INL} or I _{INH}	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	µA max	
DYNAMIC CHARACTERISTICS ¹					
ton	7			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
			12	ns max	$V_s = 3 V$; see Figure 16
toff	3			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
			6	ns max	$V_s = 3 V$; see Figure 16
Break-Before-Make Time Delay, t _D	8			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$,
			1	ns min	$V_{S1} = V_{S2} = 3 V$; see Figure 17
Off Isolation	-67			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-87			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 18
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-82			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 19
Bandwidth –3 dB	200			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 20
C _s (Off)	7			pF typ	
C _D , C _s (On)	27			pF typ	
POWER REQUIREMENTS					V _{DD} = 5.5 V
					Digital inputs = 0 V or 5.5 V
I _{DD}	0.001			μA typ	
			1.0	µA max	

¹ Guaranteed by design, not subject to production test.

 V_{DD} = 3 V \pm 10% and GND = 0 V; $T_{\text{A}}\text{=}-40^{\circ}\text{C}$ to +125°C unless otherwise stated

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V$ to V_{DD}	V	
On Resistance (Ron)	6	7		Ωtyp	$V_s = 0 V$ to V_{DD} , $I_s = -10 \text{ mA}$;
		10	12	Ωmax	see Figure 13
On Resistance Match Between					
Channels (ΔR _{ON})		0.1		Ωtyp	$V_s = 0 V$ to V_{DD} , $I_s = -10 \text{ mA}$
		0.8	0.8	Ωmax	
On Resistance Flatness (R _{FLAT(ON)})		2.5		Ωtyp	$V_s = 0 V$ to V_{DD} , $I_s = -10 \text{ mA}$
LEAKAGE CURRENTS					V _{DD} = 3.3 V
Source Off Leakage IS (Off)	±0.01			nA typ	$V_{s} = 3 V/1 V, V_{D} = 1 V/3 V;$
	±0.25	±0.35	1	nA max	see Figure 14
Channel On Leakage I _D , I _S (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 V \text{ or } V_{s} = V_{D} = 3 V;$
	±0.25	±0.35	5	nA max	see Figure 15
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0		V min	
Input Low Voltage, V _{INL}		0.8		V max	
Input Current					
I _{INL} or I _{INH}	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	µA max	
DYNAMIC CHARACTERISTICS ¹					
ton	10			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
			15	ns max	V _s = 2 V; see Figure 16
toff	4			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
			8	ns max	$V_s = 2 V$; see Figure 16
Break-Before-Make Time Delay,	8			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
t _D			1		
Off Isolation	67		1	ns min	$V_{s1} = V_{s2} = 2V$; see Figure 17
On isolation	-67			dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-87			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 18
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
Channel-to-Channel Crosstalk	-62 -82				$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 19
Bandwidth –3 dB	-82 200			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $T = 1 mHZ$; see Figure 19 $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 20
C_s (Off)	200			MHz typ pF typ	$m_1 = 50.22$, $c_1 = 5 \text{ pr}$, see rigule 20
$C_{\rm D}$, $C_{\rm S}$ (On)	7 27			pF typ pF typ	
POWER REQUIREMENTS	21			Pi UP	V _{DD} = 3.3 V
					$V_{DD} = 3.5 V$ Digital inputs = 0 V or 3.3 V
l _{DD}	0.001			μA typ	
00	0.001		1.0	μΑ typ μΑ max	
	1		1.0	μπιπαλ	

¹ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ unless otherwise noted.

Table 3.

Parameter	Ratings
V _{DD} to GND	–0.3 V to +7 V
Analog, Digital Input ¹	–0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	30 mA
Operating Temperature Range	
Industrial (B Version)	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
SC70 Package, Power	315 mW
Dissipation	
θ_{JA} Thermal Impedance	332°C/W
θ_{JC} Thermal Impedance	120°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Pb-free Reflow Soldering	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

¹Overvoltage at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 4. Pin Function Descriptions

Pin Number	Mnemonic	Description
1	IN	Digital control input pin.
2	V _{DD}	Most positive power supply pin.
3	GND	Ground (0 V) reference pin.
4	S1	Source terminal of the multiplexer. Can be used as input or output.
5	D	Drain terminal of the multiplexer. Can be used as input or output.
6	S2	Source terminal of the multiplexer. Can be used as input or output.

Table 5. Truth Table

ADG749 IN	Switch S1	Switch S2
0	ON	OFF
1	OFF	ON

TERMINOLOGY

Ron

Ohmic resistance between D and S.

ΔR_{ON}

On resistance match between any two channels, such as: $R_{\rm ON}$ max – $R_{\rm ON}$ min.

RFLAT(ON)

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off) Source leakage current with the switch off.

 I_D , I_S (On) Channel leakage current with the switch on.

 $\mathbf{V}_{D}\left(\mathbf{V}_{S}\right)$ Analog voltage on Terminals D and S.

Cs (Off) Off switch source capacitance.

C_D, C_s (On) On switch capacitance.

Insertion Loss

Loss due to on resistance of the switch.

ton

Delay between applying the digital control input and the output switching on.

toff

Delay between applying the digital control input and the output switching off.

t_D

Off time or on time measured between the 90% points of both switches, when switching from one address state to another.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Off Isolation


A measure of unwanted signal coupling through an off switch.

The frequency at which the output is attenuated by -3 dBs. **On Response**

Bandwidth

The frequency response of the on switch.

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 4. On Resistance vs. V_D (V_s) for Different Temperature, $V_{DD} = 3 V$




Figure 5. On Resistance vs. V_D (V_S) for Different Temperatures, $V_{DD} = 5 V$





Figure 6. Leakage Currents vs. Temperature









Figure 8. Supply Current vs. Input Switching Frequency

Data Sheet

ADG749






Figure 18. Off Isolation

Figure 19. Channel-to-Channel Crosstalk

Figure 20. Bandwidth

APPLICATIONS INFORMATION

The ADG749 belongs to Analog Devices' new family of CMOS switches. This series of general-purpose switches has improved switching times, offering lower on resistance, higher band-widths, low power consumption, and low leakage currents.

ADG749 SUPPLY VOLTAGES

Functionality of the ADG749 extends from 1.8 V to 5.5 V single supply, which makes it ideal for battery-powered instruments, where power efficiency and performance are important design parameters.

It is important to note that the supply voltage affects the input signal range, the on resistance, and the switching times of the part. By taking a look at the typical performance characteristics and the specifications, the effects of the power supplies can be clearly seen.

For V_{DD} = 1.8 V operation, R_{ON} is typically 40 Ω over the temperature range.

ON RESPONSE VS. FREQUENCY

Figure 21 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances will further degrade some performance. These capacitances affect feedthrough, crosstalk, and system bandwidth.




Figure 21. Switch Represented by Equivalent Parasitic Components

The transfer function that describes the equivalent diagram of the switch (Figure 21) is of the form A(s) shown below.

$$A(s) = R_T \left[\frac{s \left(R_{ON} \ C_{DS} \right) + 1}{s \left(R_T \ R_{ON} \ C_{DS} \right) + 1} \right]$$

where:

 $R_T = R_{LOAD} / (R_{LOAD} + R_{ON})$

 $C_T = C_{LOAD} + C_D + C_{DS}$

The signal transfer characteristic is dependent on the switch channel capacitance, C_{DS} . This capacitance creates a frequency

zero in the numerator of the transfer function A(s). Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with C_{DS} and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of A(s).

The dominant effect of the output capacitance, *C*_D, causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth, a switch must have a low input and output capacitance and low on resistance. The on response vs. frequency plot for the ADG749 is shown in Figure 11.

OFF ISOLATION

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, C_{DS} , couples the input signal to the output load when the switch is off, as shown in Figure 22.





Figure 22. Off Isolation is Affected by External Load Resistance and Capacitance

The larger the value of CDS, the larger the values of feedthrough that will be produced. The typical performance characteristic graph of Figure 9 illustrates the drop in off isolation as a function of frequency. From dc to roughly 200 kHz, the switch shows better than -95 dB isolation. Up to frequencies of 10 MHz, the off isolation remains better than -67 dB. As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest C_{DS} possible. The values of load resistance and capacitance also affect off isolation, since they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$A(s) = \left[\frac{s(R_{LOAD} C_{DS})}{s(R_{LOAD})(C_{LOAD} + C_{D} + C_{DS}) + 1}\right]$$

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203-AB

Figure 23. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature range	Package Description	Package Option	Branding ²
ADG749BKSZ-R2	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	S1M
ADG749BKSZ-REEL	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	S1M
ADG749BKSZ-REEL7	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	S1M

¹ Z= RoHS Compliant Part.

² Branding on this package is limited to three characters due to space constraints.



www.analog.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.: ADG749BKSZ-REEL ADG749BKSZ-REEL7