SLAS306 - NOVEMBER 2000

- Voltage-Controlled Oscillator (VCO)
  - Ring Oscillator Using Only One External Biasing Resistor (R<sub>BIAS</sub>)
- Recommended Lock Frequency
  - 100 MHz to 130 MHz
  - $(V_{DD} = 3.3 \text{ V} + 5\%, T_{A} = -20^{\circ}\text{C to } 75^{\circ}\text{C})$
- Phase-Frequency Detector (PFD)
   Includes a High-Speed Edge-Triggered
   Detector With Internal Charge Pump
- Independent VCO, PFD Power-Down Mode
- Thin Small-Outline Package (14 Terminal)
- Compatible Pin Assignment to TLC2932, TLC2933

#### **PW PACKAGE** (TOP VIEW) LOGIC V<sub>DD</sub> □ 14 SELECT \_\_\_ 2 $\square$ R<sub>BIAS</sub> 13 VCO OUT \_\_\_ V<sub>CO IN</sub> 12 ☐ VCO GND FIN-A 11 FIN-B □ 5 10 ☐ VCO INHIBIT PFD OUT □ 6 9 □ PFD INHIBIT 8 TEST LOGIC GND I


### description

The TLC2934, a mixed signal IC designed for phase-locked-loop (PLL) systems, is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD).

The internal VCO is based on the TLC2932 and TLC2933s ring oscillator. It oscillates in wider frequency with lower supply voltage, and it has stable oscillating performance. The oscillation function, provided by only one external resistor connection, supplies bias to the VCI internal circuit. Oscillator range is covered from 10 MHz to 130 MHz with a 3.3-V supply voltage. The VCO has an inhibit function to stop oscillation and for the power-down mode.

The internal PFD, a high-speed rising edge triggered type, has an internal charge pump with a high-impedance output buffer. The PFD detects phase difference between the reference frequency input and the signal frequency input from the VCO output through an external counter device. This functions the same as TLC2932 and TLC2933. The PFD also has the inhibit function for stop phase comparison and for power-down mode.

#### block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **Terminal Functions**

TERMINAL	-	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
FIN-A, FIN-B	4 5	I	Frequency signal inputs for PFD. The reference frequency signal (f <sub>REF-IN</sub> ) and the VCO output signal through the external counter device are applied to these terminals. When the LPF design is the lag-lead filter (passive filter and noninverting), f <sub>(REF-IN)</sub> is input to FIN-A, and the VCO output signal is to FIN-B.
LOGIC GND	7		GND terminal for the internal logic circuit
LOGIC V <sub>DD</sub>	1		Power supply terminal for the internal logic circuit. This power supply terminal separates from VCO V <sub>DD</sub> to reduce cross-coupling between supplies.
PFD INHIBIT	9	ı	PFD INHIBIT (power-down) control signal input terminal
PFD OUT	6	0	PFD output terminal. When PFD INHIBIT is high, PFD OUT is in the high-impedance state.
R <sub>BIAS</sub>	13	I	Bias resistor (R <sub>BIAS</sub> ) terminal. Connect a resistor between VCO GND and this terminal to supply bias to internal VCO circuit. TLC2934 bias resistor connection is different from TLC2932 and TLC2933, where bias resistor R <sub>BIAS</sub> is connected to VCO V <sub>DD</sub> .
SELECT	2	1	1/2 divider select terminal. L=through output, H=1/2 output.
TEST	8		Test terminal. Use for production test. Tie to GND when in normal use.
VCO GND	11		GND terminal for internal VCO
VCO OUT	3	0	VCO output terminal. When VCO INHIBIT = high, VCO OUT is low.
VCO INHIBIT	10	ı	VCO INHIBIT (power-down) control signal input terminal
VCO IN	12	1	VCO control voltage input terminal. Normally, The external LPF is connected to this terminal.
VCO V <sub>DD</sub>	14		Power supply terminal for the internal VCO circuit. This power supply terminal should be separate from LOGIC $V_{\mbox{DD}}$ to reduce cross-coupling between supplies.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage (each supply), V <sub>DD</sub> (see Note 1)	–0.5 V to 4 V
Input voltage range (each input), V <sub>I</sub> (see Note 1)	0.5 V to V <sub>DD</sub> + 0.5 V
Input current (each input), I <sub>1</sub>	±20 mA
Output current (each output), IO	±20 mA
Continuous total power dissipation at (or below) T <sub>A</sub> = 25°C (see Note 2), P <sub>D</sub>	700 mW
Operating free-air temperature range. T <sub>A</sub>	–20°C to 75°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - 2. For operation above 25°C free-air temperature, derate linearly at the rate of 5.6 mW/°C



## recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage (each supply, V <sub>DD</sub> (	see Notes 3 and 4)	3.15	3.3	3.45	V
Input voltage (each input except for	VCO IN, VI	0		$V_{DD}$	V
Output current (each output), IO		0		±2	mA
VCO control voltage, V <sub>CO IN</sub>		0.5		$V_{DD}$	V
	$R_{BIAS} = 1 k\Omega$	36		130	MHz
Look fraguancy (through output)	$R_{BIAS} = 1.8 \text{ k}\Omega$	28		90	
Lock frequency (through output)	$R_{BIAS} = 2.4 \text{ k}\Omega$	26		80	
	$R_{BIAS} = 3.3 \text{ k}\Omega$	20		60	
	$R_{BIAS} = 1 k\Omega$	18		65	MHz
Lock frequency (1/2 output)	$R_{BIAS} = 1.8 \text{ k}\Omega$	14		45	
Lock frequency (1/2 output)	$R_{BIAS} = 2.4 \text{ k}\Omega$	13		40	
	$R_{BIAS} = 3.3 \text{ k}\Omega$	10		30	
Bias resistor, R <sub>BIAS</sub>		1.0		3.3	ΚΩ
Operating temperature range, TA		-20		75	°C
V <sub>CO IN</sub> voltage at VCO INHIBIT↓, \	(CINH) (see Note 5)		0	0.5	V

NOTES: 3. It is recommended that the logic supply terminal (LOGIC V<sub>DD</sub>) and the VCO supply terminal (VCO V<sub>DD</sub>) be at the same voltage and separated from each other.

- 4. A bypass capacitor is placed as close as possible to each supply terminal.
- $5. \ \ \text{For stable restart of VCO, VCOIN} \ \text{is 0 V when VCO INHIBIT is pulled down to GND level to disable the VCO INHIBIT function. And } \\$ also, VCO IN should be 0 V when the operation will be started by supplying the power.

## electrical characteristics over recommended operating free-air temperature range, V<sub>DD</sub>=3.3 V (unless otherwise noted)

#### VCO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -2 mA	3.1			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.2	V
VIH	High-level input voltage	Logic signal input	2.3			V
V <sub>I</sub> L	Low-level input voltage	Logic signal input			1.0	V
II	Input current at TEST, VCO INHIBIT	$V_I = V_{DD}$ or GND			±1	μΑ
Z <sub>V</sub> (CO IN)	Input impedance at V <sub>COIN</sub>	V <sub>COIN</sub> = 1/2 V <sub>DD</sub>		10		МΩ
IDD(INH)	VCO supply current (inhibit)	See Note 6		0.01	1	μΑ
I <sub>DD(VCO)</sub>	VCO supply current	See Note 7		10	15	mA

NOTES: 6. Current into VCO V<sub>DD</sub>, when VCO INHIBIT = V<sub>DD</sub>, PFD is inhibited.
 7. Current into VCO V<sub>DD</sub>, when V<sub>COIN</sub> = 1/2 V<sub>DD</sub>, R<sub>BIAS</sub> = 1 kΩ, VCO INHIBIT = GND, PFD is inhibited.



#### SLAS306 - NOVEMBER 2000

# electrical characteristics over recommended operating free-air temperature range, $V_{DD}$ =3.3 V (unless otherwise noted) (continued)

## VCO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -2 mA	3.1			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.2	V
loz	High-impedance state output current	PFD INHIBIT = high, V <sub>O</sub> = V <sub>DD</sub> or GND			±1	μА
VIH	High-level input voltage at FIN-A,B		2.3			V
VIL	Low-level input voltage at FIN-A,B				1.0	V
V <sub>(TO)</sub>	Positive input threshold voltage at PFD INHIBIT		1.0	1.65	2.3	V
Cl	Input capacitance at FIN-A,B			5		pF
Z <sub>(IN)</sub>	Input impedance at FIN-A,B			10		МΩ
I <sub>DD(PFD)</sub>	PFD supply current	See Note 8		1.5	6.0	mA

NOTE 8: Current into LOGIC  $V_{DD}$ , when FIN-A, FIN-B=50 MHz ( $V_{I(pp)}$  = 3.3V, rectangular wave), Test=GND, no load, and VCO OUT is inhibited.

#### VCO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f(OSC)	Operating oscillation frequency	$R_{BIAS} = 1 k\Omega$	67	90	113	MHz
t(STB)	Time to stable oscillation	See Note 9		0.7	10	μs
t <sub>r</sub>	Rise time	C <sub>L</sub> = 15 pF, See Figure 3		1.7	5	ns
tf	Fall time	C <sub>L</sub> = 15 pF, See Figure 3		1.1	4	ns
f(duty)	Duty cycle at VCO OUT	$R_{BIAS} = 1.0 \text{ k}\Omega$ , $V_{CO IN} = 1/2 V_{DD}$	45%	50%	55%	
	Temperature coefficient of oscillation frequency	R <sub>BIAS</sub> =1.0kΩ, $V_{CO\ IN}$ = 1/2 $V_{DD}$ , $T_A$ = -20°C to 75°C		0.03		%/°C
	Supply voltage coefficient of oscillation frequency	R <sub>BIAS</sub> = 1 kΩ, V <sub>CO IN</sub> = 1.65 V, V <sub>DD</sub> = 3.15 V to 3.45 V		0.02		%/mV
	Jitter absolute	$R_{BIAS} = 1 k\Omega$ , $V_{CO IN} = 1/2 V_{DD}$		50		ps

NOTE 9: Current into VCO  $V_{DD}$ , when VCO INHIBIT =  $V_{DD}$ , PFD is inhibited.

#### PFD AC

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fMAX	Maximum operating frequency		50			MHz
tPLZ	PFD output disable time from low level	See Figures 4 and 5 and Table 6		15.3	40	ns
tPHZ	PFD output disable time from high level			15.5	40	ns
tpzL	PFD output enable time from low level			2.4	10	ns
tPZH	PFD output enable time from high level			2.5	10	ns
t <sub>r</sub>	Rise time	C <sub>L</sub> =15 pF (see Figure 3)		1.2	5	ns
t <sub>f</sub>	Fall time	C <sub>L</sub> =15 pF (see Figure 3)		0.7	5	ns



#### PARAMETER MEASUREMENT INFORMATION





Figure 1. VCO Output Voltage Waveform



(see Figure 3 and PFD Output Test Conditions Table)

† FIN-A and FIN-B are for reference phase only, not for timing.

Figure 2. PFD Output Voltage Waveform







Figure 3. PFD Output Test Condition


#### TYPICAL CHARACTERISTICS






VCO OSCILLATION FREQUENCY
vs
VCO CONTROL VOLTAGE









## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC2934IPW	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-20 to 75	Y2934	
TLC2934IPWG4	NRND	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-20 to 75	Y2934	
TLC2934IPWR	NRND	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-20 to 75	Y2934	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC2934IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 29-Sep-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC2934IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated