











SN74CB3Q16244

SCDS168A -MAY 2004-REVISED SEPTEMBER 2015

SN74CB3Q16244 16-Bit FET Bus Switch 2.5-V – 3.3-V Low-Voltage High-Bandwidth Bus Switch

Features

- High-Bandwidth Data Path (Up to 500 MHz)⁽¹⁾
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (ron) Characteristics Over Operating Range $(r_{on} = 5 \Omega \text{ Typical})$
- Rail-to-Rail Switching on Data I/O Ports
 - 0 to 5-V Switching With 3.3-V V_{CC}
 - 0 to 3.3-V Switching With 2.5-V V_{CC}
- Bidirectional Data Flow With Near-Zero **Propagation Delay**
- Low Input and Output Capacitance Minimizes Loading and Signal Distortion $(C_{io(OFF)} = 4 pF Typical)$
- Fast Switching Frequency ($f_{OF} = 20 \text{ MHz}$ Maximum)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption ($I_{CC} = 1 \text{ mA Typical}$)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V and 3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications
- For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report CBT-C, CB3T, and CB3Q Signal-Switch Families, (SCDA008).

2 Applications

- IP Phones: Wired and Wireless
- **Optical Modules**
- Optical Networking: Video Over Fiber and EPON
- Private Branch Exchange (PBX)
- WiMAX and Wireless Infrastructure Equipment

3 Description


The SN74CB3Q16244 device is a high-bandwidth FET bus switch using a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The SN74CB3Q16244 device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q16244 device provides an optimized interface solution ideally suited for broadband communications, networking, and dataintensive computing systems.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74CB3Q16244DGG	TSSOP (48)	12.50 mm × 6.10 mm
SN74CB3Q16244DGV	TVSOP (48)	9.70 mm × 4.40 mm
SN74CB3Q16244DL	SSOP (48)	15.88 mm × 7.49 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)








Table of Contents

1	Features 1		9.2 Functional Block Diagram	!
2	Applications 1		9.3 Feature Description	10
3	Description 1		9.4 Device Functional Modes	10
4	Revision History2	10	Application and Implementation	1′
5	Description continued 3		10.1 Application Information	11
6	Pin Configuration and Functions 4		10.2 Typical Application	1º
7	Specifications	11	Power Supply Recommendations	12
′	7.1 Absolute Maximum Ratings	12	Layout	13
	7.2 ESD Ratings		12.1 Layout Guidelines	13
	7.3 Recommended Operating Conditions		12.2 Layout Example	13
	7.4 Thermal Information	13	Device and Documentation Support	14
	7.5 Electrical Characteristics		13.1 Documentation Support	14
	7.6 Switching Characteristics 6		13.2 Community Resources	14
	7.7 Typical Characteristics		13.3 Trademarks	14
8	Parameter Measurement Information 8		13.4 Electrostatic Discharge Caution	14
9	Detailed Description		13.5 Glossary	14
9	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2005) to Revision B

Page

- Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature
 Description section, Device Functional Modes, Application and Implementation section, Power Supply
 Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
 Packaging, and Orderable Information section



5 Description continued

The SN74CB3Q16244 device is organized as four 4-bit bus switches with separate output-enable ($1\overline{OE}$, $2\overline{OE}$, $3\overline{OE}$, $4\overline{OE}$) inputs. It can be used as four 4-bit bus switches, two 8-bit bus switches, or one 16-bit bus switch. When \overline{OE} is low, the associated 4-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 4-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Copyright © 2004–2015, Texas Instruments Incorporated



6 Pin Configuration and Functions

DGG, DGV, or DL Package 48-Pin TSSOP, TVSOP, or SSOP Top View



Pin Functions

	PIN	1/0	DECODINE
NAME	NO.	I/O	DESCRIPTION
1A1, 1A2 1A3, 1A4	47, 46 44, 43	I/O	Bidirectional signal to be switched
1B1, 1B2 1B3, 1B4	2, 3 5, 6	I/O	Bidirectional signal to be switched
1 OE	1	I	Switch Output Enable to connect pins 1A1, 1A2, 1A3, 1A4 to 1B1, 1B2, 1B3, 1B4 (Active Low: L = ON, H = OFF)
2A1, 2A2 2A3, 2A4	41, 40 38, 37	I/O	Bidirectional signal to be switched
2B1, 2B2 2B3, 2B4	8, 9 11, 12	I/O	Bidirectional signal to be switched
2 OE	48	I	Switch Output Enable to connect pins 2A1, 2A2, 2A3, 2A4 to 2B1, 2B2, 2B3, 2B4 (Active Low: L = ON, H = OFF)
3A1, 3A2 3A3, 3A4	36, 35 33, 32	I/O	Bidirectional signal to be switched
3B1, 3B2 3B3, 3B4	13, 14 16, 17	I/O	Bidirectional signal to be switched
3 OE	25	I	Switch Output Enable to connect pins 3A1, 3A2, 3A3, 3A4 to 3B1, 3B2, 3B3, 3B4 (Active Low: L = ON, H = OFF)
4A1, 4A2 4A3, 4A4	30, 29 27, 26	I/O	Bidirectional signal to be switched
4B1, 4B2 4B3, 4B4	19, 20 22, 23	I/O	Bidirectional signal to be switched
4 OE	24	1	Switch Output Enable to connect pins 4A1, 4A2, 4A3, 4A4 to 4B1, 4B2, 4B3, 4B4 (Active Low: L = ON, H = OFF)
V _{CC}	7, 18, 31, 42		Power Supply
GND	4, 10, 15, 21 28, 34, 39, 45	_	Ground

Submit Documentation Feedback

Copyright © 2004–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾	-0.5	4.6	٧	
V_{IN}	Control input voltage (2)(3)		-0.5	7	V
V _{I/O}	Switch I/O voltage (2)(3)(4)		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		- 50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		- 50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±64	mA
	Continuous current through V _{CC} or GND		±100	mA	
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	+2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	+1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	3.6	V
.,	High level control input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.5	V
V _{IH}	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2	5.5	v
\/	Low lovel control input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	0.7	V
V_{IL}	Low-level control input voltage	0	0.8	V	
$V_{I/O}$	Data input/output voltage		0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

			4		
	THERMAL METRIC ⁽¹⁾	DGG (TSSOP)	DGV (TVSOP)	DL (SSOP)	UNIT
		48 PINS	48 PINS	48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70	58	63	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN74CB3Q16244

⁽²⁾ All voltages are with respect to ground, unless otherwise specified.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ V_I and V_O are used to denote specific conditions for $V_{I/O}$.

⁽⁵⁾ I_I and I_O are used to denote specific conditions for I_{I/O}.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1)

PA	RAMETER		MIN TYP ⁽²⁾	MAX	UNIT		
V _{IK}		V _{CC} = 3.6 V,	I _I = -18 mA			-1.8	V
I _{IN}	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = 0$ to 5.5 V			±1	μΑ
I _{OZ} (3)		V _{CC} = 3.6 V,	$V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0,$	Switch OFF, V _{IN} = V _{CC} or GND		±1	μΑ
l _{off}		$V_{CC} = 0$,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V _I = 0		1	μΑ
I _{cc}		V _{CC} = 3.6 V,	$I_{I/O} = 0$, Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND	1	2	mA
$\Delta I_{CC}^{(4)}$	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V _{CC} or GND		30	μΑ
I _{CCD} ⁽⁵⁾	Per control input	V _{CC} = 3.6 V,	A and B ports open, Control input switchin	g at 50% duty cycle	0.15	0.25	mA/ MHz
C _{in}	Control inputs	$V_{CC} = 3.3 \text{ V},$	V _{IN} = 5.5 V, 3.3 V, or	0	3.5	5	pF
C _{io(OFF)}		V _{CC} = 3.3 V,	Switch OFF, $V_{IN} = V_{CC}$ or GND,	V _{I/O} = 5.5 V, 3.3 V, or 0	4	6	pF
C _{io(ON)}		V _{CC} = 3.3 V,	Switch ON, $V_{IN} = V_{CC}$ or GND,	V _{I/O} = 5.5 V, 3.3 V, or 0	10	13	pF
		$V_{CC} = 2.3 \text{ V},$	$V_I = 0$,	I _O = 30 mA	6	8	
(6)		TYP at $V_{CC} = 2.5 \text{ V}$	$V_{I} = 1.7 V,$	$I_O = -15 \text{ mA}$	5	10	Ω
r _{on} ⁽⁶⁾		V 2.V	$V_I = 0$,	I _O = 30 mA	6	8	77
		$V_{CC} = 3 V$	V _I = 2.4 V,	I _O = -15 mA	5	9	

- V_{IN} and I_{IN} refer to control inputs. V_I, V_O, I_I, and I_O refer to data pins. All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_{A} = 25°C. For I/O ports, the parameter I_{OZ} includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 1).
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 2.5 ± 0.2 V	V	V _{CC} = 3.3 V ± 0.3 V	V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f _{OE} ⁽¹⁾	ŌE	A or B		10		20	MHz
$t_{pd}^{(2)}$	A or B	B or A		0.18		0.3	ns
t _{en}	ŌE	A or B	1.5	8	1.5	7	ns
t _{dis}	ŌĒ	A or B	1	8	1	7	ns

Maximum switching frequency for control input $(V_O > V_{CC}, V_I = 5 \text{ V}, R_L \ge 1 \text{ M}\Omega, C_L = 0)$

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




7.7 Typical Characteristics






8 Parameter Measurement Information



TEST	V _{CC}	S1	R _L	V _I	CL	${f V}_{\Delta}$
t _{pd(s)}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	500 Ω 500 Ω	V _{CC} or GND V _{CC} or GND	30 pF 50 pF	
t _{PLZ} /t _{PZL}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	$\begin{array}{c} 2 \times \mathbf{V_{CC}} \\ 2 \times \mathbf{V_{CC}} \end{array}$	500 Ω 500 Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
t _{PHZ} /t _{PZH}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	GND GND	500 Ω 500 Ω	V _{CC}	30 pF 50 pF	0.15 V 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 $\Omega,\,t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns,
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZH} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The t_{pd} propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.


Figure 2. Test Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

The SN74CB3Q16244 is part of the CB3Q family of switches. The SN74CB3Q16244 is a 16-bit FET bus switch in which 4 Output Enable pins each control a set of 4 switches totaling 16 switches.



(1) EN is the internal enable signal applied to the switch.

Figure 3. Simplified Schematic, Each FET Switch (SW)

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

Copyright © 2004–2015, Texas Instruments Incorporated



9.3 Feature Description

The SN74CB3Q16244 device has a high-bandwidth data path (up to 500 MHz) and has 5-V tolerant I/Os with the device powered up or powered down. It also has low and flat ON-state resistance (r_{on}) characteristics over operating range (r_{on} = 5 Ω Typical)

This device also has rail-to-rail switching on data I/O ports for 0 to 5-V switching with 3.3-V V_{CC} and 0 to 3.3-V switching with 2.5-V V_{CC} as well as bidirectional data flow with near-zero propagation delay and low input and output capacitance that minimizes loading and signal distortion ($C_{io(OFF)} = 4$ pF Typical)

The SN74CB3Q16244 also provides a fast switching frequency ($f_{\overline{OE}} = 20$ MHz Maximum) with data and control inputs that provide undershoot clamp diodes as well as low power consumption ($I_{CC} = 1$ mA Typical)

The V_{CC} operating range is from 2.3 V to 3.6 V and the data I/Os support 0 to 5-V signal levels of (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)

The control inputs can be driven by TTL or 5-V and 3.3-V CMOS outputs, and I_{off} supports partial-power-down mode operation.

9.4 Device Functional Modes

Table 1 lists the functional modes of the SN74CB3Q16244.

Table 1. Function Table (Each Multiplexer/Demultiplexer)

INPUT	INPUT/OUTPUT	FUNCTION
ŌĒ	Α	FUNCTION
L	В	A port = B port
Н	Z	Disconnect



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74CB3Q16244 device can be used to control up to 16 bits with 4 channels simultaneously.

10.2 Typical Application

The application shown in Figure 5 is a 16-bit bus being controlled. The \overline{OE} pins are used to control the chip from the bus controller. This is a generic example and can apply to many situations. If an application requires fewer than 16 bits, ensure that the A side is tied either high or low on unused channels.




Figure 5. Typical Application of the SN74CB3Q16244

Copyright © 2004–2015, Texas Instruments Incorporated



Typical Application (continued)

10.2.1 Design Requirements

A 0.022- μF bypass capacitor should be placed between each V_{CC} pin and GND. Each capacitor must be placed as close as possible to the SN74CB3Q16244 device.

10.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For specified high and low levels, see V_{IH} and V_{IL} in Recommended Operating Conditions
 - Inputs and outputs are overvoltage tolerant, which allows them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommended output conditions:
 - Load currents must not exceed ±64 mA per channel
- 3. Frequency selection criterion:
 - Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout*

10.2.3 Application Curve




Figure 6. Typical r_{on} vs V_I

11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Absolute Maximum Ratings* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If multiple pins are labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.



12 Layout

12.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace, which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. Figure 7 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

12.2 Layout Example




Figure 7. Trace Example

Copyright © 2004–2015, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- CBT-C, CB3T, and CB3Q Signal-Switch Families, SCDA008
- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74CB3Q16244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16244	Samples
SN74CB3Q16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16244	Samples
SN74CB3Q16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BW244	Samples
SN74CB3Q16244DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16244	Samples
SN74CB3Q16244DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3Q16244	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

6-Feb-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3Q16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74CB3Q16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74CB3Q16244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 11-Mar-2017



*All dimensions are nominal

7 ili dimonorio dio nomina										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74CB3Q16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0			
SN74CB3Q16244DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0			
SN74CB3Q16244DLR	SSOP	DL	48	1000	367.0	367.0	55.0			

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated