

Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MPC5534 Rev. 6, Apr 2012

MPC5534 Microcontroller Data Sheet

by: Automotive and Industrial Solutions Gruop

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5534 microcontroller device. For functional characteristics, refer to the MPC5534 Microcontroller Reference Manual.

1 Overview

The MPC5534 microcontroller (MCU) is a member of the MPC5500 family of microcontrollers built on the Power Architecture[®] embedded technology. This family of parts has many new features coupled with high performance CMOS technology to provide substantial reduction of cost per feature and significant performance improvement over the MPC500 family.

The host processor core of this device complies with the Power Architecture embedded category that is 100% user-mode compatible (including floating point library) with the original PowerPC instruction set. The embedded architecture enhancements improve the performance in embedded applications. The core also has additional instructions, including digital signal processing (DSP) instructions, beyond the original PowerPC instruction set.

Contents

1	Ove	rview
2	Orde	ering Information
3	Elec	trical Characteristics 4
	3.1	Maximum Ratings 4
	3.2	Thermal Characteristics
	3.3	Package
	3.4	EMI Characteristics
	3.5	ESD Characteristics9
	3.6	VRC and POR Electrical Specifications9
	3.7	Power-Up/Down Sequencing 10
	3.8	DC Electrical Specifications 14
	3.9	Oscillator and FMPLL Electrical Characteristics 20
	3.10	eQADC Electrical Characteristics 22
	3.11	H7Fb Flash Memory Electrical Characteristics 23
	3.12	AC Specifications 24
	3.13	AC Timing
4	Mec	hanicals
	4.1	MPC5534 208 MAP BGA Pinout
	4.2	MPC5534 324 PBGA Pinouts
	4.3	MPC5534 208-Pin Package Dimensions 48
	4.4	MPC5534 324-Pin Package Dimensions 50
5	Rev	ision History for the MPC5534 Data Sheet 52
	5.1	Changes Between Revisions 5.0 and 6.0 52
	5.3	Changes Between Revisions 3.0 and 4.0 53



© Freescale Semiconductor, Inc., 2008-2012. All rights reserved.



Overview

The MPC5500 family of parts contains many new features coupled with high performance CMOS technology to provide significant performance improvement over the MPC565.

The host processor core of the MPC5534 also includes an instruction set enhancement allowing variable length encoding (VLE). This allows optional encoding of mixed 16- and 32-bit instructions. With this enhancement, it is possible to significantly reduce the code size footprint.

The MPC5534 has a single-level memory hierarchy consisting of 64-kilobytes (KB) on-chip SRAM and one megabyte (MB) of internal flash memory. Both the SRAM and the flash memory can hold instructions and data. The external bus interface (EBI) supports most standard memories used with the MPC5xx family.

The MPC5534 does not support arbitration with other masters on the external bus. The MPC5534 must be the only master on the external bus, or act as a slave-only device.

The complex input/output timer functions of the MPC5534 are performed by an enhanced time processor unit (eTPU) engine. The eTPU engine controls 32 hardware channels. The eTPU has been enhanced over the TPU by providing: 24-bit timers, double-action hardware channels, variable number of parameters per channel, angle clock hardware, and additional control and arithmetic instructions. The eTPU is programmed using a high-level programming language.

The less complex timer functions of the MPC5534 are performed by the enhanced modular input/output system (eMIOS). The eMIOS' 24 hardware channels are capable of single-action, double-action, pulse-width modulation (PWM), and modulus-counter operations. Motor control capabilities include edge-aligned and center-aligned PWM.


Off-chip communication is performed by a suite of serial protocols including controller area networks (FlexCANs), enhanced deserial/serial peripheral interfaces (DSPIs), and enhanced serial communications interfaces (eSCIs).

The MCU has an on-chip enhanced queued dual analog-to-digital converter (eQADC) with a 5 V conversion range. The 324 package has 40-channels; the 208 package has 34 channels.

The system integration unit (SIU) performs several chip-wide configuration functions. Pad configuration and general-purpose input and output (GPIO) are controlled from the SIU. External interrupts and reset control are also determined by the SIU. The internal multiplexer sub-block (IMUX) provides multiplexing of eQADC trigger sources and external interrupt signal multiplexing.



Ordering Information 2



P = Pre qualification

- M = Fully spec. qualified, general market flow
- S = Fully spec. gualified, automotive flow

Note: Not all options are available on all devices. Refer to Table 1.

Figure 1. MPC5500 Family Part Number Example

Unless noted in this data sheet, all specifications apply from T_{L} to T_{H} .

Freescale Part Number	Package Description	Spee	Speed (MHz)		Operating Temperature ¹		
	Package Description	Nominal	Max. ² (f _{MAX})	Min. (T∟)	Max. (T _H)		
MPC5534MVZ80		80	82				
MPC5534MVZ66	MPC5534 324 package Lead-free (PbFree)	66	68	–40° C	125° C		
MPC5534MVZ40		40	42				
MPC5534MVM80		80	82				
MPC5534MVM66	MPC5534 208 package Lead-free (PbFree)	66	68	–40° C	125° C		
MPC5534MVM40		40	42				
MPC5534MZQ80		80	82				
MPC5534MZQ66	MPC5534 324 package Leaded (SnPb)	66	68	–40° C	125° C		
MPC5534MZQ40		40	42				
MPC5534MVF80		80	82				
MPC5534MVF66	MPC5534 208 package Leaded (SnPb)	66	68	–40° C	125° C		
MPC5534MVF40		40	42				

Table 1. Orderable Part Numbers

1 The lowest ambient operating temperature is referenced by T_I; the highest ambient operating temperature is referenced by T_H.

2 Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 68 MHz parts allow for 66 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.



3 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MCU.

3.1 Maximum Ratings

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	1.5 V core supply voltage ²	V _{DD}	-0.3	1.7	V
2	Flash program/erase voltage	V _{PP}	-0.3	6.5	V
4	Flash read voltage	V _{FLASH}	-0.3	4.6	V
5	SRAM standby voltage	V _{STBY}	-0.3	1.7	V
6	Clock synthesizer voltage	V _{DDSYN}	-0.3	4.6	V
7	3.3 V I/O buffer voltage	V _{DD33}	-0.3	4.6	V
8	Voltage regulator control input voltage	V _{RC33}	-0.3	4.6	V
9	Analog supply voltage (reference to V _{SSA})	V _{DDA}	-0.3	5.5	V
10	I/O supply voltage (fast I/O pads) ³	V _{DDE}	-0.3	4.6	V
11	I/O supply voltage (slow and medium I/O pads) 3	V _{DDEH}	-0.3	6.5	V
12	DC input voltage ⁴ V _{DDEH} powered I/O pads V _{DDE} powered I/O pads	V _{IN}	-1.0 ⁵ -1.0 ⁵	6.5 ⁶ 4.6 ⁷	v
13	Analog reference high voltage (reference to V _{RL})	V _{RH}	-0.3	5.5	V
14	V _{SS} to V _{SSA} differential voltage	$V_{SS} - V_{SSA}$	-0.1	0.1	V
15	V _{DD} to V _{DDA} differential voltage	$V_{DD} - V_{DDA}$	-V _{DDA}	V _{DD}	V
16	V _{REF} differential voltage	$V_{RH} - V_{RL}$	-0.3	5.5	V
17	V _{RH} to V _{DDA} differential voltage	V _{RH} – V _{DDA}	-5.5	5.5	V
18	V _{RL} to V _{SSA} differential voltage	V _{RL} – V _{SSA}	-0.3	0.3	V
19	V _{DDEH} to V _{DDA} differential voltage	V _{DDEH} – V _{DDA}	-V _{DDA}	V _{DDEH}	V
20	V_{DDF} to V_{DD} differential voltage	$V_{DDF} - V_{DD}$	-0.3	0.3	V
21	V_{RC33} to V_{DDSYN} differential voltage spec has been moved to	Table 9 DC Electric	al Specificatio	ons, Spec 43a	
22	V_{SSSYN} to V_{SS} differential voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-0.1	0.1	V
23	V _{RCVSS} to V _{SS} differential voltage	$V_{RCVSS} - V_{SS}$	-0.1	0.1	V
24	Maximum DC digital input current ⁸ (per pin, applies to all digital pins) ⁴	I _{MAXD}	-2	2	mA
25	Maximum DC analog input current ⁹ (per pin, applies to all analog pins)	I _{MAXA}	-3	3	mA
26	Maximum operating temperature range ¹⁰ Die junction temperature	Т _Ј	ΤL	150.0	°C
27	Storage temperature range	T _{STG}	-55.0	150.0	°C

Table 2. Absolute Maximum Ratings ¹



Spec	Characteristic	Symbol	Min.	Max.	Unit
28	Maximum solder temperature ¹¹ Lead free (Pb-free) Leaded (SnPb)	T _{SDR}	_	260.0 245.0	°C
29	Moisture sensitivity level ¹²	MSL	_	3	

Table 2. Absolute Maximum Ratings ¹ (continued)

¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond any of the listed maxima can affect device reliability or cause permanent damage to the device.

- ² 1.5 V \pm 10% for proper operation. This parameter is specified at a maximum junction temperature of 150 °C.
- ³ All functional non-supply I/O pins are clamped to V_{SS} and V_{DDE}, or V_{DDEH}.
- ⁴ AC signal overshoot and undershoot of up to ± 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).
- ⁵ Internal structures hold the voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on SINB during the internal power-on reset (POR) state.
- ⁶ Internal structures hold the input voltage less than the maximum voltage on all pads powered by V_{DDEH} supplies, if the maximum injection current specification is met (2 mA for all pins) and V_{DDEH} is within the operating voltage specifications.
- ⁷ Internal structures hold the input voltage less than the maximum voltage on all pads powered by V_{DDE} supplies, if the maximum injection current specification is met (2 mA for all pins) and V_{DDE} is within the operating voltage specifications.
- ⁸ Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- ⁹ Total injection current for all analog input pins must not exceed 15 mA.
- ¹⁰ Lifetime operation at these specification limits is not guaranteed.
- ¹¹ Moisture sensitivity profile per IPC/JEDEC J-STD-020D.

¹² Moisture sensitivity per JEDEC test method A112.

3.2 Thermal Characteristics

The shaded rows in the following table indicate information specific to a four-layer board.

Table 3. MPC5534 Thermal Characteristic

			Package		
Spec	MPC5534 Thermal Characteristic	Symbol	208 MAPBGA	324 PBGA	Unit
1	Junction to ambient ^{1, 2} , natural convection (one-layer board)	$R_{ extsf{ heta}JA}$	42	34	°C/W
2	Junction to ambient ^{1, 3} , natural convection (four-layer board 2s2p)	$R_{ ext{ heta}JA}$	26	23	°C/W
3	Junction to ambient (@200 ft./min., one-layer board)	R_{\thetaJMA}	34	28	°C/W
4	Junction to ambient (@200 ft./min., four-layer board 2s2p)	R_{\thetaJMA}	22	20	°C/W
5	Junction to board ⁴ (four-layer board 2s2p)	$R_{ hetaJB}$	15	15	°C/W
6	Junction to case ⁵	$R_{ ext{ heta}JC}$	8	10	°C/W
7	Junction to package top ⁶ , natural convection	Ψ_{JT}	2	2	°C/W

¹ Junction temperature is a function of: on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other board components, and board thermal resistance.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board in a horizontal position.

³ Per JEDEC JESD51-6 with the board in a horizontal position.

- ⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

MPC5534 Microcontroller Data Sheet, Rev. 6

NP

Electrical Characteristics

⁶ The thermal characterization parameter indicates the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.

3.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the device junction temperature, T_{1} , can be obtained from the equation:

 $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm^2

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.



At a known board temperature, the junction temperature is estimated using the following equation:

 $T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$

where:

 $T_J =$ junction temperature (°C)

 T_B = board temperature at the package perimeter (°C/W)

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

 $T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$ where: $T_{T} = \text{thermocouple temperature on top of the package (°C)}$ $\Psi_{JT} = \text{thermal characterization parameter (°C/W)}$ $P_{D} = \text{power dissipation in the package (W)}$



The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International 3081 Zanker Rd. San Jose, CA., 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the web at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

3.3 Package

The MPC5534 is available in packaged form. Read the package options in Section 2, "Ordering Information." Refer to Section 4, "Mechanicals," for pinouts and package drawings.

3.4 EMI (Electromagnetic Interference) Characteristics

Spec	Characteristic	Minimum	Typical	Maximum	Unit
1	Scan range	0.15	—	1000	MHz
2	Operating frequency	—	—	f _{MAX}	MHz
3	V _{DD} operating voltages	—	1.5	—	V
4	$V_{DDSYN}, V_{RC33}, V_{DD33}, V_{FLASH}, V_{DDE}$ operating voltages	—	3.3	—	V
5	V _{PP} V _{DDEH} , V _{DDA} operating voltages	—	5.0	—	V
6	Maximum amplitude	—	—	14 ² 32 ³	dBuV
7	Operating temperature	—	—	25	°C

Table 4. EMI Testing Specifications ¹

EMI testing and I/O port waveforms per SAE J1752/3 issued 1995-03. Qualification testing was performed on the MPC5554 and applied to the MPC5500 family as generic EMI performance data.

² Measured with the single-chip EMI program.

³ Measured with the expanded EMI program.



3.5 ESD (Electromagnetic Static Discharge) Characteristics

Characteristic	Symbol	Value	Unit
ESD for human body model (HBM)		2000	V
	R1	1500	Ω
HBM circuit description	С	100	pF
ECD for field induced aborgo model (EDCM)		500 (all pins)	
ESD for field induced charge model (FDCM)		750 (corner pins)	V
Number of pulses per pin:			
Positive pulses (HBM)	_	1	_
Negative pulses (HBM)	—	1	—
Interval of pulses		1	second

Table 5. ESD Ratings ^{1, 2}

¹ All ESD testing conforms to CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² Device failure is defined as: 'If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature.

3.6 Voltage Regulator Controller (V_{RC}) and Power-On Reset (POR) Electrical Specifications

The following table lists the V_{RC} and POR electrical specifications:

Spec	Charact	eristic	Symbol	Min.	Max.	Units
1	1.5 V (V _{DD}) POR ¹	Negated (ramp up) Asserted (ramp down)	V _{POR15}	1.1 1.1	1.35 1.35	V
2	3.3 V (V _{DDSYN}) POR ¹	Asserted (ramp up) Negated (ramp up) Asserted (ramp down) Negated (ramp down)	V _{POR33}	0.0 2.0 2.0 0.0	0.30 2.85 2.85 0.30	v
3	RESET pin supply (V _{DDEH6}) POR ^{1, 2}	Negated (ramp up) Asserted (ramp down)	V _{POR5}	2.0 2.0	2.85 2.85	V
4		Before V _{RC} allows the pass transistor to start turning on	V _{TRANS_START}	1.0	2.0	V
5	V _{RC33} voltage	When V_{RC} allows the pass transistor to completely turn on ^{3, 4}	V _{TRANS_ON}	2.0	2.85	V
6		When the voltage is greater than the voltage at which the V_{RC} keeps the 1.5 V supply in regulation ^{5, 6}	V _{VRC33REG}	3.0	_	V
	Current can be sourced	–40° C		11.0	—	mA
7	by V _{RCCTL} at Tj:	25° C	I _{VRCCTL} ⁷	9.0	—	mA
		150° C		7.5	—	mA
8	Voltage differential during power up such that: V_{DD33} can lag V_{DDSYN} or V_{DDEH6} before V_{DDSYN} and V_{DDEH6} reach the V_{POR33} and V_{POR5} minimums respectively.		V _{DD33_LAG}		1.0	V

Table 6. V_{RC} and POR Electrical Specifications



Spec	Characteristic			Symbol	Min.	Max.	Units
9	Absolute value of slew rate on pov	Absolute value of slew rate on power supply pins				50	V/ms
10	Required gain at Tj: I _{DD} ÷ I _{VRCCTL} (@ f _{sys} = f _{MAX})	– 40° C 25° C		BETA ¹⁰	35 40	_	
10	6, 7, 8, 9	150° C		DEIA	40 50	500	

Table 6. V_{RC} and POR Electrical Specifications (continued)

¹ The internal POR signals are V_{POR15}, V_{POR33}, and V_{POR5}. On power up, assert RESET before the internal POR negates. RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 DC Electrical Specifications. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.

 $^2~V_{IL_S}$ (Table 9, Spec15) is guaranteed to scale with V_{DDEH6} down to $V_{POR5}.$

³ Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.

⁴ It is possible to reach the current limit during ramp up—do not treat this event as short circuit current.

⁵ At peak current for device.

⁶ Requires compliance with Freescale's recommended board requirements and transistor recommendations. Board signal traces/routing from the V_{RCCTL} package signal to the base of the external pass transistor and between the emitter of the pass transistor to the V_{DD} package signals must have a maximum of 100 nH inductance and minimal resistance (less than 1 Ω). V_{RCCTL} must have a nominal 1 μ F phase compensation capacitor to ground. V_{DD} must have a 20 μ F (nominal) bulk capacitor (greater than 4 μ F over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of

eight 0.01 μ F, two 0.1 μ F, and one 1 μ F capacitors around the package on the V_{DD} supply signals.

 7 I_{VRCCTL} is measured at the following conditions: V_{DD} = 1.35 V, V_{RC33} = 3.1 V, V_{VRCCTL} = 2.2 V.

- ⁸ Refer to Table 1 for the maximum operating frequency.
- ⁹ Values are based on I_{DD} from high-use applications as explained in the I_{DD} Electrical Specification.
- ¹⁰ BETA represents the worst-case external transistor. It is measured on a per-part basis and calculated as (I_{DD} ÷ I_{VRCCTL}).

3.7 Power-Up/Down Sequencing

Power sequencing between the 1.5 V power supply and V_{DDSYN} or the RESET power supplies is required if using an external 1.5 V power supply with V_{RC33} tied to ground (GND). To avoid power-sequencing, V_{RC33} must be powered up within the specified operating range, even if the on-chip voltage regulator controller is not used. Refer to Section 3.7.2, "Power-Up Sequence (VRC33 Grounded)," and Section 3.7.3, "Power-Down Sequence (VRC33 Grounded)."

Power sequencing requires that V_{DD33} must reach a certain voltage where the values are read as ones before the POR signal negates. Refer to Section 3.7.1, "Input Value of Pins During POR Dependent on VDD33."

Although power sequencing is not required between V_{RC33} and V_{DDSYN} during power up, V_{RC33} must not lead V_{DDSYN} by more than 600 mV or lag by more than 100 mV for the V_{RC} stage turn-on to operate within specification. Higher spikes in the emitter current of the pass transistor occur if V_{RC33} leads or lags V_{DDSYN} by more than these amounts. The value of that higher spike in current depends on the board power supply circuitry and the amount of board level capacitance.

Furthermore, when all of the PORs negate, the system clock starts to toggle, adding another large increase of the current consumed by V_{RC33} . If V_{RC33} lags V_{DDSYN} by more than 100 mV, the increase in current consumed can drop V_{DD} low enough to assert the 1.5 V POR again. Oscillations are possible when the 1.5 V POR asserts and stops the system clock, causing the voltage on V_{DD} to rise until the 1.5 V POR negates again. All oscillations stop when V_{RC33} is powered sufficiently.



When powering down, V_{RC33} and V_{DDSYN} have no delta requirement to each other, because the bypass capacitors internal and external to the device are already charged. When not powering up or down, no delta between V_{RC33} and V_{DDSYN} is required for the V_{RC} to operate within specification.

There are no power up/down sequencing requirements to prevent issues such as latch-up, excessive current spikes, and so on. Therefore, the state of the I/O pins during power up and power down varies depending on which supplies are powered.

Table 7 gives the pin state for the sequence cases for all pins with pad type pad_fc (fast type).

V _{DDE}	V _{DD33}	V _{DD}	POR	Pin Status for Fast Pad Output Driver pad_fc (fast)
Low	—	_	Asserted	Low
V _{DDE}	Low	Low	Asserted	High
V _{DDE}	Low	V _{DD}	Asserted	High
V _{DDE}	V _{DD33}	Low	Asserted	High impedance (Hi-Z)
V _{DDE}	V _{DD33}	V _{DD}	Asserted	Hi-Z
V _{DDE}	V _{DD33}	V _{DD}	Negated	Functional

Table 7. Pin Status for Fast Pads During the Power Sequence

Table 8 gives the pin state for the sequence cases for all pins with pad type pad_mh (medium type) and pad_sh (slow type).

Table 8. Pin Status for Medium and Slow Pads During the Power Sequence

V _{DDEH}	V _{DD}	POR	Pin Status for Medium and Slow Pad Output Driver pad_mh (medium) pad_sh (slow)
Low	—	Asserted	Low
V _{DDEH}	Low	Asserted	High impedance (Hi-Z)
V _{DDEH}	V _{DD}	Asserted	Hi-Z
V _{DDEH}	V _{DD}	Negated	Functional

The values in Table 7 and Table 8 do not include the effect of the weak-pull devices on the output pins during power up.

Before exiting the internal POR state, the pins go to a high-impedance state until POR negates. When the internal POR negates, the functional state of the signal during reset applies and the weak-pull devices (up or down) are enabled as defined in the device reference manual. If V_{DD} is too low to correctly propagate the logic signals, the weak-pull devices can pull the signals to V_{DDE} and V_{DDEH} .

To avoid this condition, minimize the ramp time of the V_{DD} supply to a time period less than the time required to enable the external circuitry connected to the device outputs.

During initial power ramp-up, when vstby is 0.6v or above. a typical current of 1-3mA and maximum of 4mA may be seen until V_{DD} is applied. This current will not reoccur until V_{stby} is lowered below V_{stby} min specification.



Figure 2 shows an approximate interpolation of the I_{STBY} worst-case specification to estimate values at different voltages and temperatures. The vertical lines shown at 25 °C, 60 °C, and 150 °C in Figure 2 are the actual I_{DD_STBY} specifications (27d) listed in Table 9




Figure 2. fISTBY Worst-case Specifications



3.7.1 Input Value of Pins During POR Dependent on V_{DD33}

When powering up the device, V_{DD33} must not lag the latest V_{DDSYN} or RESET power pin (V_{DDEH6}) by more than the V_{DD33} lag specification listed in Table 6, spec 8. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates. V_{DD33} can lag V_{DDSYN} or the RESET power pin (V_{DDEH6}), but cannot lag both by more than the V_{DD33} lag specification. This V_{DD33} lag specification applies during power up only. V_{DD33} has no lead or lag requirements when powering down.

3.7.2 **Power-Up Sequence (V_{RC33} Grounded)**

The 1.5 V V_{DD} power supply must rise to 1.35 V before the 3.3 V V_{DDSYN} power supply and the RESET power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since they can negate as low as 2.0 V, V_{DD} must be within specification before the 3.3 V POR and the RESET POR negate.




Figure 3. Power-Up Sequence (V_{RC33} Grounded)

3.7.3 Power-Down Sequence (V_{RC33} Grounded)

The only requirement for the power-down sequence with V_{RC33} grounded is if V_{DD} decreases to less than its operating range, V_{DDSYN} or the RESET power must decrease to less than 2.0 V before the V_{DD} power increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See Table 6, footnote 1.



3.8 DC Electrical Specifications

Table 9. DC Electrical Specifications ($T_A = T_L$ to T_H)

Spec	Characteristic	Symbol	Min	Max.	Unit
1	Core supply voltage (average DC RMS voltage)	V _{DD}	1.35	1.65	V
2	Input/output supply voltage (fast input/output) ¹	V _{DDE}	1.62	3.6	V
3	Input/output supply voltage (slow and medium input/output)	V _{DDEH}	3.0	5.25	V
4	3.3 V input/output buffer voltage	V _{DD33}	3.0	3.6	V
5	Voltage regulator control input voltage	V _{RC33}	3.0	3.6	V
6	Analog supply voltage ²	V _{DDA}	4.5	5.25	V
8	Flash programming voltage ³	V _{PP}	4.5	5.25	V
9	Flash read voltage	V _{FLASH}	3.0	3.6	V
10	SRAM standby voltage ⁴	V _{STBY}	0.8	1.2	V
11	Clock synthesizer operating voltage	V _{DDSYN}	3.0	3.6	V
12	Fast I/O input high voltage	V _{IH_F}	$0.65 \times V_{DDE}$	V _{DDE} + 0.3	V
13	Fast I/O input low voltage	V _{IL_F}	V _{SS} – 0.3	$0.35 \times V_{DDE}$	V
14	Medium and slow I/O input high voltage	V _{IH_S}	$0.65 \times V_{DDEH}$	V _{DDEH} + 0.3	V
15	Medium and slow I/O input low voltage	V _{IL_S}	V _{SS} – 0.3	$0.35 \times V_{DDEH}$	V
16	Fast input hysteresis	V _{HYS_F}	0.1 ×	$0.1 \times V_{DDE}$	
17	Medium and slow I/O input hysteresis	V _{HYS_S}	0.1 ×	V _{DDEH}	V
18	Analog input voltage	V _{INDC}	V _{SSA} – 0.3	V _{DDA} + 0.3	V
19	Fast output high voltage (I _{OH_F} = −2.0 mA)	V _{OH_F}	$0.8 \times V_{DDE}$	_	V
20	Slow and medium output high voltage $I_{OH_S} = -2.0 \text{ mA}$ $I_{OH_S} = -1.0 \text{ mA}$	V _{OH_S}	$\begin{array}{c} 0.80 \times V_{DDEH} \\ 0.85 \times V_{DDEH} \end{array}$	_	v
21	Fast output low voltage (I _{OL_F} = 2.0 mA)	V _{OL_F}	—	$0.2 \times V_{DDE}$	V
22	Slow and medium output low voltage $I_{OL_S} = 2.0 \text{ mA}$ $I_{OL_S} = 1.0 \text{ mA}$	V _{OL_S}	_	$0.20 \times V_{DDEH}$ $0.15 \times V_{DDEH}$	V
23	Load capacitance (fast I/O) ⁵ DSC (SIU_PCR[8:9]) = 0b00 = 0b01 = 0b10 = 0b11	CL	 	10 20 30 50	pF pF pF pF
24	Input capacitance (digital pins)	C _{IN}	—	7	pF
25	Input capacitance (analog pins)	C _{IN_A}	—	10	pF
26	Input capacitance: (Shared digital and analog pins AN[12]_MA[0]_SDS, AN[13]_MA[1]_SDO, AN[14]_MA[2]_SDI, and AN[15]_FCK)	C _{IN_M}	_	12	pF



r	Table 9. DC Electrical Specifications (1
Spec	Characteristic	Symbol	Min	Max.	Unit
27a	Operating current 1.5 V supplies @ 82 MHz: ^{6, 7} V _{DD} (including V _{DDF} max current) @1.65 V high use ^{8, 9, 10, 11, 12} V _{DD} (including V _{DDF} max current) @1.35 V high use ^{8, 9, 10, 11, 12}	I _{DD} I _{DD}		250 180	mA mA
27b	Operating current 1.5 V supplies @ 68 MHz: $^{13, 14}$ V _{DD} (including V _{DDF} max current) @1.65 V high use ^{15, 16, 17} V _{DD} (including V _{DDF} max current) @1.35 V high use ^{15, 16, 17}	I _{DD} I _{DD}	_	210 160	mA mA
27c	Operating current 1.5 V supplies @ 42 MHz: $^{13, 14}$ V _{DD} (including V _{DDF} max current) @1.65 V high use $^{15, 16, 17}$ V _{DD} (including V _{DDF} max current) @1.35 V high use $^{15, 16, 17}$	I _{DD} I _{DD}	_	130 110	mA mA
27d	Refer to Figure 2 for an interpolation of this data. ¹⁸ I _{DD_STBY} @ 25° C V _{STBY} @ 0.8 V V _{STBY} @ 1.0 V V _{STBY} @ 1.2 V I _{DD_STBY} @ 60° C	I _{DD_STBY} I _{DD_STBY} I _{DD_STBY}	 	20 30 50	μΑ μΑ μΑ
	V _{STBY} @ 0.8 V V _{STBY} @ 1.0 V V _{STBY} @ 1.2 V	I _{DD_STBY} I _{DD_STBY} I _{DD_STBY}	_ _ _	70 100 200	μΑ μΑ μΑ
	I _{DD_STBY} @ 150 ^o C (Tj) V _{STBY} @ 0.8 V V _{STBY} @ 1.0 V V _{STBY} @ 1.2 V	I _{DD_STBY} I _{DD_STBY} I _{DD_STBY}		1200 1500 2000	μΑ μΑ μΑ
28	Operating current 3.3 V supplies @ f _{MAX} MHz V _{DD33} ¹⁹	I _{DD_33}	_	2 + (values derived from procedure of footnote ¹⁹)	mA
	V _{FLASH}	I _{VFLASH}	—	10	mA
	V _{DDSYN}	IDDSYN	_	15	mA
29	Operating current 5.0 V supplies (12 MHz ADCLK): V _{DDA} (V _{DDA0} + V _{DDA1}) Analog reference supply current (V _{RH} , V _{RL}) V _{PP}	I _{DD_A} I _{REF} I _{PP}		20.0 1.0 25.0	mA mA mA
30	Operating current V _{DDE} supplies: ²⁰ V _{DDEH1} V _{DDE2} V _{DDE3} V _{DDEH4} V _{DDE5} V _{DDEH6} V _{DDE7} V _{DDEH8} V _{DDEH9}	I _{DD1} I _{DD2} I _{DD3} I _{DD4} I _{DD5} I _{DD6} I _{DD7} I _{DD8} I _{DD9}		Refer to footnote ²⁰	mA mA mA mA mA mA mA

Table 9. DC Electrical Specifications ($T_A = T_L$ to T_H) (continued)



Spec	Characteristic	Symbol	Min	Max.	Unit
31	Fast I/O weak pullup current ²¹ 1.62–1.98 V 2.25–2.75 V 3.00–3.60 V		10 20 20	110 130 170	μΑ μΑ μΑ
	Fast I/O weak pulldown current ²¹ 1.62–1.98 V 2.25–2.75 V 3.00–3.60 V	I _{ACT_F}	10 20 20	100 130 170	μΑ μΑ μΑ
32	Slow and medium I/O weak pullup/down current ²¹ 3.0–3.6 V 4.5–5.5 V	I _{ACT_S}	10 20	150 170	μΑ μΑ
33	I/O input leakage current ²²	I _{INACT_D}	-2.5	2.5	μA
34	DC injection current (per pin)	I _{IC}	-2.0	2.0	mA
35	Analog input current, channel off ²³	I _{INACT_A}	-150	150	nA
35a	Analog input current, shared analog / digital pins (AN[12], AN[13], AN[14], AN[15])	I _{INACT_AD}	-2.5	2.5	μA
36	V_{SS} to V_{SSA} differential voltage ²⁴	$V_{SS} - V_{SSA}$	-100	100	mV
37	Analog reference low voltage	V _{RL}	V _{SSA} – 0.1	V _{SSA} + 0.1	V
38	V _{RL} differential voltage	V _{RL} – V _{SSA}	-100	100	mV
39	Analog reference high voltage	V _{RH}	V _{DDA} – 0.1	V _{DDA} + 0.1	V
40	V _{REF} differential voltage	V _{RH} – V _{RL}	4.5	5.25	V
41	V_{SSSYN} to V_{SS} differential voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-50	50	mV
42	V _{RCVSS} to V _{SS} differential voltage	$V_{\rm RCVSS} - V_{\rm SS}$	-50	50	mV
43	V_{DDF} to V_{DD} differential voltage	$V_{DDF} - V_{DD}$	-100	100	mV
43a	V _{RC33} to V _{DDSYN} differential voltage	$V_{RC33} - V_{DDSYN}$	-0.1	0.1 ²⁵	V
44	Analog input differential signal range (with common mode 2.5 V)	V _{IDIFF}	-2.5	2.5	V
45	Operating temperature range, ambient (packaged)	$T_A = (T_L \text{ to } T_H)$	ΤL	т _н	°C
46	Slew rate on power-supply pins	—		50	V/ms

Table 9. DC Electrical Specifications ($T_A = T_L$ to T_H) (continued)

 V_{DDE2} and V_{DDE3} are limited to 2.25–3.6 V only if SIU_ECCR[EBTS] = 0; V_{DDE2} and V_{DDE3} have a range of 1.6–3.6 V if SIU_ECCR[EBTS] = 1.

² $|V_{DDA0} - V_{DDA1}|$ must be < 0.1 V.

 $^3~V_{PP}$ can drop to 3.0 V during read operations.

⁴ If standby operation is not required, connect V_{STBY} to ground.

⁵ Applies to CLKOUT, external bus pins, and Nexus pins.

- ⁶ Maximum average RMS DC current.
- ⁷ Figure 2 shows an illustration of the I_{DD_STBY} values interpolated for these temperature values.

⁸ Average current measured on Automotive benchmark.

⁹ Peak currents can be higher on specialized code.

¹⁰ High use current measured while running optimized SPE assembly code with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM.

1



- ¹¹ Power requirements for the V_{DD33} supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate power dissipation for specific operation.
- ¹² Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- ¹³ Maximum average RMS DC current.
- ¹⁴ Figure 2 shows an illustration of the IDD_STBY values interpolated for these temperature values.
- ¹⁵ Average current measured on automotive benchmark.
- ¹⁶ Peak currents can be higher on specialized code.
- ¹⁷ High use current measured while running optimized SPE assembly code with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM.
- ¹⁸ Figure 2 shows that the current specification relates to average standby operation after SRAM has been loaded with data. For power up current see Section 3.7, "Power-Up/Down Sequencing.
- ¹⁹ Power requirements for the V_{DD33} supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate the power dissipation for a specific operation.
- ²⁰ Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- 21 Absolute value of current, measured at V_{IL} and V_{IH}.
- ²² Weak pullup/down inactive. Measured at $V_{DDE} = 3.6$ V and $V_{DDEH} = 5.25$ V. Applies to pad types: pad_fc, pad_sh, and pad_mh.
- ²³ Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 °C to 12 °C, in the ambient temperature range of 50 °C to 125 °C. Applies to pad types: pad_a and pad_ae.
- 24 V_{SSA} refers to both V_{SSA0} and V_{SSA1} \mid V_{SSA0} V_{SSA1} \mid must be < 0.1 V.

²⁵ Up to 0.6 V during power up and power down.



3.8.1 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a segment. The output pin current can be calculated from Table 10 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 10.

Spec	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	Voltage (V)	Drive Select / Slew Rate Control Setting	Current (mA)
1			25	50	5.25	11	8.0
2	Slow		10	50	5.25	01	3.2
3	SIOW	I _{DRV_SH}	2	50	5.25	00	0.7
4			2	200	5.25	00	2.4
5			50	50	5.25	11	17.3
6	Medium		20	50	5.25	01	6.5
7	Medium	I _{DRV_MH}	3.33	50	5.25	00	1.1
8			3.33	200	5.25	00	3.9
9			66	10	3.6	00	2.8
10			66	20	3.6	01	5.2
11			66	30	3.6	10	8.5
12			66	50	3.6	11	11.0
13			66	10	1.98	00	1.6
14			66	20	1.98	01	2.9
15			66	30	1.98	10	4.2
16			66	50	1.98	11	6.7
17			56	10	3.6	00	2.4
18			56	20	3.6	01	4.4
19			56	30	3.6	10	7.2
20	Fast	I	56	50	3.6	11	9.3
21	Tasi	I _{DRV_FC}	56	10	1.98	00	1.3
22			56	20	1.98	01	2.5
23			56	30	1.98	10	3.5
24			56	50	1.98	11	5.7
25			40	10	3.6	00	1.7
26			40	20	3.6	01	3.1
27			40	30	3.6	10	5.1
28			40	50	3.6	11	6.6
29			40	10	1.98	00	1.0
30			40	20	1.98	01	1.8
31			40	30	1.98	10	2.5
32			40	50	1.98	11	4.0

Table 10. I/O Pad Average DC Current	$(T_A = T_L \text{ to } T_H)^1$
--------------------------------------	---------------------------------

¹ These values are estimates from simulation and are not tested. Currents apply to output pins only.

² All loads are lumped.



3.8.2 I/O Pad V_{DD33} Current Specifications

The power consumption of the V_{DD33} supply dependents on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin V_{DD33} currents for all I/O segments. The output pin V_{DD33} current can be calculated from Table 11 based on the voltage, frequency, and load on all fast (pad_fc) pins. The input pin V_{DD33} current can be calculated from Table 11 based on the voltage, frequency, and load on all pad_sh and pad_mh pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 11.

Spec	Pad Type	Symbol	Frequency	Load ²	V _{DD33}	V _{DDE}	Drive	Current
opoo		•,	(MHz)	(pF)	(V)	(V)	Select	(mA)
				Inputs	;			
1	Slow	I _{33_SH}	66	0.5	3.6	5.5	NA	0.003
2	Medium	I _{33_MH}	66	0.5	3.6	5.5	NA	0.003
				Output	s			
3			66	10	3.6	3.6	00	0.35
4			66	20	3.6	3.6	01	0.53
5			66	30	3.6	3.6	10	0.62
6			66	50	3.6	3.6	11	0.79
7			66	10	3.6	1.98	00	0.35
8			66	20	3.6	1.98	01	0.44
9			66	30	3.6	1.98	10	0.53
10			66	50	3.6	1.98	11	0.70
11			56	10	3.6	3.6	00	0.30
12			56	20	3.6	3.6	01	0.45
13			56	30	3.6	3.6	10	0.52
14	Faat		56	50	3.6	3.6	11	0.67
15	Fast	I _{33_FC}	56	10	3.6	1.98	00	0.30
16	1		56	20	3.6	1.98	01	0.37
17	1		56	30	3.6	1.98	10	0.45
18	1		56	50	3.6	1.98	11	0.60
19			40	10	3.6	3.6	00	0.21
20			40	20	3.6	3.6	01	0.31
21			40	30	3.6	3.6	10	0.37
22			40	50	3.6	3.6	11	0.48
23	1		40	10	3.6	1.98	00	0.21
24			40	20	3.6	1.98	01	0.27
25			40	30	3.6	1.98	10	0.32
26			40	50	3.6	1.98	11	0.42

Table 11. V_{DD33} Pad Average DC Current ($T_A = T_L$ to T_H)¹

¹ These values are estimated from simulation and not tested. Currents apply to output pins for the fast pads only and to input pins for the slow and medium pads only.

² All loads are lumped.



3.9 Oscillator and FMPLL Electrical Characteristics

Table 12. FMPLL Electrical Specifications

(V_{DDSYN} = 3.0–3.6 V; V_{SS} = V_{SSSYN} = 0.0 V; T_A = T_L to T_H)

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL reference frequency range: ¹ Crystal reference External reference Dual controller (1:1 mode)	f _{ref_crystal} f _{ref_ext} f _{ref_1:1}	8 8 24	20 20 f _{sys} ÷2	MHz
2	System frequency ²	f _{sys}	$f_{ICO(MIN)} \div 2^{RFD}$	f _{MAX} ³	MHz
3	System clock period	t _{CYC}	—	1 ÷ f _{sys}	ns
4	Loss of reference frequency ⁴	f _{LOR}	100	1000	kHz
5	Self-clocked mode (SCM) frequency ⁵	f _{SCM}	7.4	17.5	MHz
	EXTAL input high voltage crystal mode ⁶	V _{IHEXT}	V _{XTAL} + 0.4 V	—	V
6	All other modes [dual controller (1:1), bypass, external reference]	V _{IHEXT}	(V _{DDE5} ÷ 2) + 0.4 V	_	V
	EXTAL input low voltage crystal mode ⁷	V _{ILEXT}	—	V _{XTAL} – 0.4 V	V
7	All other modes [dual controller (1:1), bypass, external reference]	V _{ILEXT}	_	(V _{DDE5} ÷ 2) – 0.4 V	V
8	XTAL current ⁸	I _{XTAL}	0.8	3	mA
9	Total on-chip stray capacitance on XTAL	C _{S_XTAL}	—	1.5	pF
10	Total on-chip stray capacitance on EXTAL	C _{S_EXTAL}	—	1.5	pF
11	Crystal manufacturer's recommended capacitive load	CL	Refer to crystal specification	Refer to crystal specification	pF
12	Discrete load capacitance to connect to EXTAL	C _{L_EXTAL}	_	$(2 \times C_L) - C_{S_EXTAL} - C_{PCB_EXTAL}^9$	pF
13	Discrete load capacitance to connect to XTAL	C _{L_XTAL}	_	$\begin{array}{c} (2 \times C_L) - C_{\substack{S_XTAL}} \\ - C_{\substack{PCB_XTAL}} \end{array}$	pF
14	PLL lock time ¹⁰	t _{ipii}	—	750	μs
15	Dual controller (1:1) clock skew (between CLKOUT and EXTAL) ^{11, 12}	t _{skew}	-2	2	ns
16	Duty cycle of reference	t _{DC}	40	60	%
17	Frequency unLOCK range	f _{UL}	-4.0	4.0	% f _{SYS}
18	Frequency LOCK range	f _{LCK}	-2.0	2.0	% f _{SYS}



Table 12. FMPLL Electrical Specifications (continued)

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
19	CLKOUT period jitter, measured at f _{SYS} max: ^{13, 14} Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over a 2 ms interval)	C _{JITTER}		5.0 0.01	% f _{CLKOUT}
20	Frequency modulation range limit ¹⁵ (do not exceed f _{sys} maximum)	C _{MOD}	0.8	2.4	%f _{SYS}
21	$ \begin{array}{l} \text{ICO frequency} \\ f_{ico} = \left[\begin{array}{c} f_{ref_crystal} \times (\text{MFD} + 4) \end{array} \right] \div (\text{PREDIV} + 1) \end{array}^{16} \\ f_{ico} = \left[\begin{array}{c} f_{ref_ext} \times (\text{MFD} + 4) \end{array} \right] \div (\text{PREDIV} + 1) \end{array} $	f _{ico}	48	80 ¹⁷	MHz
22	Predivider output frequency (to PLL)	f _{PREDIV}	4	20 ¹⁸	MHz

$(V_{DDSYN} = 3.0-3.6 \text{ V}; V_{SS} = V_{SSSYN} = 0.0 \text{ V}; T_A = T_L \text{ to } T_H)$

¹ Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.

² All internal registers retain data at 0 Hz.

³ Up to the maximum frequency rating of the device (refer to Table 1).

⁴ Loss of reference frequency is defined as the reference frequency detected internally, which transitions the PLL into self-clocked mode.

⁵ The PLL operates at self-clocked mode (SCM) frequency when the reference frequency falls below f_{LOR}. SCM frequency is measured on the CLKOUT ball with the divider set to divide-by-two of the system clock. NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.

⁶ Use the EXTAL input high voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V_{extal} – V_{xtal}) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

⁷ Use the EXTAL input low voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). ($V_{xtal} - V_{extal}$) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

⁸ I_{xtal} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

⁹ C_{PCB EXTAL} and C_{PCB XTAL} are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

¹⁰ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time also includes the crystal startup time.

¹¹ PLL is operating in 1:1 PLL mode.

 12 V_{DDE} = 3.0–3.6 V.

- ¹³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the jitter percentage for a given interval. CLKOUT divider is set to divide-by-two.
- ¹⁴ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of (jitter + Cmod).

¹⁵ Modulation depth selected must not result in f_{svs} value greater than the f_{svs} maximum specified value.

¹⁶ $f_{SVS} = f_{iCO} \div (2^{RFD}).$

¹⁷ The ICO frequency can be higher than the maximum allowable system frequency. For this case, set the FMPLL synthesizer control register reduced frequency divider (FMPLL_SYNCR[RFD]) to divide-by-two (RFD = 0b001). Therefore, for a 40 MHz maximum device (system frequency), program the FMPLL to generate 80 MHz at the ICO output and then divide-by-two the RFD to provide the 40 MHz clock.

¹⁸ Maximum value for dual controller (1:1) mode is (f_{MAX} ÷ 2) with the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).



3.10 eQADC Electrical Characteristics

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
1	ADC clock (ADCLK) frequency ¹	F _{ADCLK}	1	12	MHz
2	Conversion cycles Differential Single ended	CC	13 + 2 (15) 14 + 2 (16)	13 + 128 (141) 14 + 128 (142)	ADCLK cycles
3	Stop mode recovery time ²	T _{SR}	10	—	μS
4	Resolution ³		1.25	—	mV
5	INL: 6 MHz ADC clock	INL6	-4	4	Counts ³
6	INL: 12 MHz ADC clock	INL12	-8	8	Counts
7	DNL: 6 MHz ADC clock	DNL6	-3 ⁴	3 ⁴	Counts
8	DNL: 12 MHz ADC clock	DNL12	6 ⁴	6 ⁴	Counts
9	Offset error with calibration	OFFWC	-4 ⁵	4 ⁵	Counts
10	Full-scale gain error with calibration	GAINWC	-8 ⁶	8 ⁶	Counts
11	Disruptive input injection current ^{7, 8, 9, 10}	I _{INJ}	-1	1	mA
12	Incremental error due to injection current. All channels are 10 k Ω < Rs <100 k Ω Channel under test has Rs = 10 k Ω , $I_{INJ} = I_{INJMAX}$, I_{INJMIN}	E _{INJ}	-4	4	Counts
13	Total unadjusted error (TUE) for single ended conversions with calibration ^{11, 12, 13, 14, 15}	TUE	-4	4	Counts

Table 13. eQADC Conversion Specifications ($T_A = T_L$ to T_H)

Conversion characteristics vary with F_{ADCLK} rate. Reduced conversion accuracy occurs at maximum F_{ADCLK} rate. The maximum value is based on 800 KS/s and the minimum value is based on 20 MHz oscillator clock frequency divided by a maximum 16 factor.

- ² Stop mode recovery time begins when the ADC control register enable bits are set until the ADC is ready to perform conversions.
- ³ At $V_{RH} V_{RL} = 5.12$ V, one least significant bit (LSB) = 1.25, mV = one count.
- ⁴ Guaranteed 10-bit mono tonicity.
- ⁵ The absolute value of the offset error without calibration \leq 100 counts.
- ⁶ The absolute value of the full scale gain error without calibration \leq 120 counts.
- ⁷ Below disruptive current conditions, the channel being stressed has conversion values of: 0x3FF for analog inputs greater than V_{RH} , and 0x000 for values less than V_{RL} . This assumes that $V_{RH} \le V_{DDA}$ and $V_{RL} \ge V_{SSA}$ due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- ⁸ Exceeding the limit can cause a conversion error on both stressed and unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- ⁹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using $V_{POSCLAMP} = V_{DDA} + 0.5$ V and $V_{NEGCLAMP} = -0.3$ V, then use the larger of the calculated values.
- ¹⁰ This condition applies to two adjacent pads on the internal pad.
- ¹¹ The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to canceling errors.
- ¹² TUE does not apply to differential conversions.
- ¹³ Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: -16 counts < TUE < 16 counts.
- ¹⁴ TUE includes all internal device errors such as internal reference variation (75% Ref, 25% Ref).
- ¹⁵ Depending on the input impedance, the analog input leakage current (Table 9. DC Electrical Specifications, spec 35a) can affect the actual TUE measured on analog channels AN[12], AN[13], AN[14], AN[15].





3.11 H7Fb Flash Memory Electrical Characteristics

Table 14. Flash Program and Erase Specifications ($T_A = T_L$ to T_H)

Spec	Flash Program Characteristic	Symbol	Min.	Typical ¹	Initial Max. ²	Max. ³	Unit
3	Doubleword (64 bits) program time ⁴	T _{dwprogram}	_	10	_	500	μs
4	Page program time ⁴	T _{pprogram}	_	22	44 ⁵	500	μs
7	16 KB block pre-program and erase time	T _{16kpperase}	_	325	525	5000	ms
9	48 KB block pre-program and erase time	T _{48kpperase}	_	435	525	5000	ms
10	64 KB block pre-program and erase time	T _{64kpperase}	_	525	675	5000	ms
8	128 KB block pre-program and erase time	T _{128kpperase}	_	675	1800	7500	ms
11	Minimum operating frequency for program and erase operations ⁶	_	25	_	_	_	MHz

¹ Typical program and erase times are calculated at 25 °C operating temperature using nominal supply values.

² Initial factory condition: ≤ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.

³ The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

- ⁴ Actual hardware programming times. This does not include software overhead.
- ⁵ Page size is 128 bits (4 words).
- ⁶ The read frequency of the flash can range up to the maximum operating frequency. There is no minimum read frequency condition.

Spec	Characteristic	Symbol	Min.	Typical ¹	Unit
1a	Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range (T _J)	P/E	100,000	_	cycles
1b	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T_J)	P/E	1000	100,000	cycles
2	Data retention Blocks with 0–1,000 P/E cycles Blocks with 1,001–100,000 P/E cycles	Retention	20 5		years

Table 15. Flash EEPROM Module Life ($T_A = T_L$ to T_H)

Typical endurance is evaluated at 25° C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of typical endurance, refer to engineering bulletin EB619 Typical Endurance for Nonvolatile Memory.



Table 16 shows the FLASH_BIU settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields.

Target Maximum Frequency (MHz)	APC	RWSC	wwsc	DPFEN ²	IPFEN ²	PFLIM ³	BFEN ²
Up to and including 27 MHz ^{4, 5}	06000	06000	0b01	0b0 0b1	0b0 0b1	0b000 to 0b010	0b0 0b1
Up to and including 52 MHz ⁶	0b001	0b001	0b01	0b0 0b1	0b0 0b1	0b000 to 0b010	0b0 0b1
Up to and including 77 MHz ⁷	0b010	0b010	0b01	0b0 0b1	0b0 0b1	0b000 to 0b010	0b0 0b1
Up to and including 82 MHz ⁸	0b011 ⁹	0b011 ⁹	0b01	0b0 0b1	0b0 0b1	0b000 to 0b010	0b0 0b1
Reset values:	0b111	0b111	0b11	0b0	0b0	0b000	0b0

Table 16. FLASH_BIU Settings vs. Frequency of Operation¹

¹ Illegal combinations exist. Use entries from the same row in this table.

² For maximum flash performance, set to 0b1.

³ For maximum flash performance, set to 0b010.

⁴ 27 MHz parts allow for 25 MHz system clock + 2% frequency modulation (FM).

⁵ The APC, RWSC, and WWSC combination requires setting the PRD bit to 1 in the flash MCR register.

⁶ 52 MHz parts allow for 50 MHz system clock + 2% FM.

⁷ 77 MHz parts allow for 75 MHz system clock + 2% FM.

⁸ 82 MHz parts allow for 80 MHz system clock + 2% FM.

⁹ For frequencies up to and including 80 MHz, if VDD is within ±5% of 1.5 V, then APC = RWSC = 0b010 is a valid setting.

3.12 AC Specifications

3.12.1 Pad AC Specifications

Table 17. Pad AC Specifications ($V_{DDEH} = 5.0 \text{ V}, V_{DDE} = 1.8 \text{ V}$)¹

Spec	Pad	SRC / DSC (binary)	Out Delay ^{2, 3, 4} (ns)	Rise / Fall ^{4, 5} (ns)	Load Drive (pF)
		11	26	15	50
			82	60	200
4		01	75	40	50
	Slow high voltage (SH)		137	80	200
		00	377	200	50
		00	476	260	200



Spec	Pad	SRC / DSC (binary)	Out Delay ^{2, 3, 4} (ns)	Rise / Fall ^{4, 5} (ns)	Load Drive (pF)
		11	16	8	50
			43	30	200
2	Medium high voltage (MH)	01	34	15	50
2	wedium nigh voltage (win)	01	61	35	200
		00	192	100	50
			239	125	200
	Fast	00		2.7	10
3		01	0.4	2.5	20
3	Fasi	10	3.1	2.4	30
		11		2.3	50
4	Pullup/down (3.6 V max)	—	_	7500	50
5	Pullup/down (5.5 V max)	—	_	9000	50

Table 17. Pad AC Specifications ($V_{DDEH} = 5.0 \text{ V}$, $V_{DDE} = 1.8 \text{ V}$)¹ (continued)

¹ These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:

 V_{DD} = 1.35–1.65 V; V_{DDE} = 1.62–1.98 V; V_{DDEH} = 4.5–5.25 V; V_{DD33} and V_{DDSYN} = 3.0–3.6 V; and T_A = T_L to T_H .

² This parameter is supplied for reference and is guaranteed by design (not tested).

³ The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.

⁴ The output delay and rise and fall are measured to 20% or 80% of the respective signal.

⁵ This parameter is guaranteed by characterization rather than 100% tested.

Spec	Pad	SRC/DSC (binary)	Out Delay ^{2, 3, 4} (ns)	Rise / Fall ^{3, 5} (ns)	Load Drive (pF)
		11	39	23	50
			120	87	200
1	Slow high voltage (SH)	01	101	52	50
1	Slow high voltage (SH)	01	188	111	200
		00	507	248	50
			597	312	200
	Medium high voltage (MH)	11	23	12	50
			64	44	200
2		01	50	22	50
2		01	90	50	200
		00	261	123	50
		00	305	156	200



Spec	Pad	SRC/DSC (binary)	Out Delay ^{2, 3, 4} (ns)	Rise / Fall ^{3, 5} (ns)	Load Drive (pF)
		00		2.4	10
3	Fast	01	3.2	2.2	20
3		10		2.1	30
		11		2.1	50
4	Pullup/down (3.6 V max)	—	—	7500	50
5	Pullup/down (5.5 V max)	—	—	9500	50

Table 18. Derated Pad AC Specifications ($V_{DDEH} = 3.3 \text{ V}$, $V_{DDE} = 3.3 \text{ V}$)¹ (continued)

¹ These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:

 V_{DD} = 1.35–1.65 V; V_{DDE} = 3.0–3.6 V; V_{DDEH} = 3.0–3.6 V; V_{DD33} and V_{DDSYN} = 3.0–3.6 V; and T_A = T_L to T_H .

 2 This parameter is supplied for reference and guaranteed by design (not tested).

³ The output delay, and the rise and fall, are calculated to 20% or 80% of the respective signal.

- ⁴ The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.
- ⁵ This parameter is guaranteed by characterization rather than 100% tested.




Figure 4. Pad Output Delay

3.13 AC Timing

3.13.1 Reset and Configuration Pin Timing

Table 19. Reset and Configuration Pin Timing ¹

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	RESET pulse width	t _{RPW}	10	—	t _{CYC}
2	RESET glitch detect pulse width	t _{GPW}	2	—	t _{CYC}



Spec	Characteristic	Symbol	Min.	Max.	Unit
3	PLLCFG, BOOTCFG, WKPCFG, RSTCFG setup time to RSTOUT valid	t _{RCSU}	10	_	t _{CYC}
4	PLLCFG, BOOTCFG, WKPCFG, RSTCFG hold time from RSTOUT valid	t _{RCH}	0	_	t _{CYC}
1					

Table 19. Reset and Configuration I	Pin Timing ¹	(continued)
-------------------------------------	-------------------------	-------------

¹ Reset timing specified at: $V_{DDEH} = 3.0-5.25$ V and $T_A = T_L$ to T_H .




Figure 5. Reset and Configuration Pin Timing

3.13.2 IEEE 1149.1 Interface Timing

Table 20. JTAG Pin AC Electrical Characteristics ¹

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	TCK cycle time	t _{JCYC}	100		ns
2	TCK clock pulse width (measured at $V_{DDE} \div 2$)	t _{JDC}	40	60	ns
3	TCK rise and fall times (40% to 70%)	t _{TCKRISE}	—	3	ns
4	TMS, TDI data setup time	t _{TMSS} , t _{TDIS}	5		ns
5	TMS, TDI data hold time	t _{TMSH} , t _{TDIH}	25		ns
6	TCK low to TDO data valid	t _{TDOV}	—	20	ns
7	TCK low to TDO data invalid	t _{TDOI}	0		ns
8	TCK low to TDO high impedance	t _{TDOHZ}	—	20	ns
9	JCOMP assertion time	t _{JCMPPW}	100		ns
10	JCOMP setup time to TCK low	t _{JCMPS}	40	_	ns
11	TCK falling-edge to output valid	t _{BSDV}	—	50	ns



Spec	Characteristic	Symbol	Min.	Max.	Unit
12	TCK falling-edge to output valid out of high impedance	t _{BSDVZ}	—	50	ns
13	TCK falling-edge to output high impedance (Hi-Z)	t _{BSDHZ}	_	50	ns
14	Boundary scan input valid to TCK rising-edge	t _{BSDST}	50	_	ns
15	TCK rising-edge to boundary scan input invalid	t _{BSDHT}	50	_	ns

Table 20. JTAG Pin AC Electrical Characteristics ¹	(continued)
---	-------------

¹ These specifications apply to JTAG boundary scan only. JTAG timing specified at: $V_{DDE} = 3.0-3.6$ V and $T_A = T_L$ to T_H . Refer to Table 21 for Nexus specifications.





Figure 6. JTAG Test Clock Input Timing





MPC5534 Microcontroller Data Sheet, Rev. 6






Figure 9. JTAG Boundary Scan Timing



Nexus Timing 3.13.3

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	MCKO cycle time	t _{MCYC}	1 ²	8	t _{CYC}
2	MCKO duty cycle	t _{MDC}	40	60	%
3	MCKO low to MDO data valid ³	t _{MDOV}	-1.5	3.0	ns
4	MCKO low to MSEO data valid ³	t _{MSEOV}	-1.5	3.0	ns
5	MCKO low to EVTO data valid ³	t _{EVTOV}	-1.5	3.0	ns
6	EVTI pulse width	t _{EVTIPW}	4.0		t _{TCYC}
7	EVTO pulse width	t _{EVTOPW}	1	_	t _{MCYC}
8	TCK cycle time	t _{TCYC}	4 ⁴	_	t _{CYC}
9	TCK duty cycle	t _{TDC}	40	60	%
10	TDI, TMS data setup time	t _{NTDIS} , t _{NTMSS}	8	_	ns
11	TDI, TMS data hold time	t _{NTDIH} , t _{NTMSH}	5	_	ns
	TCK low to TDO data valid	t _{JOV}			
12	V _{DDE} = 2.25–3.0 V		0	12	ns
	V _{DDE} = 3.0–3.6 V		0	10	ns
13	RDY valid to MCKO ⁵	—	_	—	—

Table 21. Nexus Debug Port Timing¹

1 JTAG specifications apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at $V_{DD} = 1.35-1.65$ V, $V_{DDE} = 2.25-3.6$ V, V_{DD33} and $V_{DDSYN} = 3.0-3.6$ V, $T_A = T_L$ to T_H , and CL = 30 pF with DSC = 0b10.

² The Nexus AUX port runs up to 82 MHz.

 $^3\,$ MDO, $\overline{\text{MSEO}},$ and $\overline{\text{EVTO}}$ data is held valid until the next MCKO low cycle occurs.

- ⁴ Limit the maximum frequency to approximately 16 MHz ($V_{DDE} = 2.25 3.0 \text{ V}$) or 20 MHz ($V_{DDE} = 3.0 3.6 \text{ V}$) to meet the timing specification for t_{JOV} of [0.2 x t_{JCYC}] as outlined in the IEEE-ISTO 5001-2003 specification.
- ⁵ The RDY pin timing is asynchronous to MCKO and is guaranteed by design to function correctly.




Figure 10. Nexus Output Timing






Figure 11. Nexus TDI, TMS, TDO Timing



3.13.4 External Bus Interface (EBI) Timing

Table 22 lists the timing information for the external bus interface (EBI).

Table 22. External Bus Operation Timing^{1, 2}

	Characteristic		External Bus Frequency ³							
Spec	and	Symbol	20	MHz	33 I	MHz	40 I	MHz	Unit	Notes
	Description		Min.	Max	Min.	Max	Min.	Max		
1	CLKOUT period	Т _С	24.4	_	17.5		14.9	_	ns	Signals are measured at 50% V _{DDE} .
2	CLKOUT duty cycle	t _{CDC}	45%	55%	45%	55%	45%	55%	Т _С	
3	CLKOUT rise time	t _{CRT}		_4				4	ns	
4	CLKOUT fall time	t _{CFT}		_4		_4		_4	ns	
5 ⁵	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) External bus interface $\overline{CS}[0:3]$ ADDR[8:31] DATA[0:15] RD_WR BDIP WE/BE[0:1] \overline{OE} TS TA	^t сон	1.0 ⁶ 1.5		1.0 ⁶ 1.5		1.0 ⁶ 1.5		ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.
5	Calibration bus interface CAL_CS[0, 2:3] CAL_ADDR[10:30] CAL_DATA[0:15] CAL_RD_WR CAL_WE[0:1] CAL_OE CAL_TS	^t ссон	1.0 ⁶ 1.5	_	1.0 ⁶ 1.5	_	1.0 ⁶ 1.5	_	ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.
6 ⁵	CLKOUT positive edge to output signal <i>valid</i> (output delay) External bus interface $\overline{CS}[0:3]$ ADDR[8:31] DATA[0:15] RD_WR BDIP WE/BE[0:1] \overline{OE} TS TA	tcov		10.0 ⁶ 11.0		10.0 ⁶ 11.0		10.0 ⁶ 11.0	ns	EBTS = 0 EBTS = 1 Output valid time selectable via SIU_ECCR [EBTS] bit.



Spec		Symbol	External Bus Frequency ³							
			20 MHz		33 MHz		40 MHz		Unit	Notes
	Description		Min.	Max	Min.	Max	Min.	Max		
	CLKOUT positive edge to output signal valid (output delay)	t _{CCOV}	_	11.0 ⁶ 12.0	_	11.0 ⁶ 12.0	_	11.0 ⁶ 12.0	ns	EBTS = 0 EBTS = 1
6a ⁵	Calibration bus interface CAL_CS[0, 2:3] CAL_ADDR[10:30] CAL_DATA[0:15] CAL_RD_WR CAL_WE[0:1] CAL_OE CAL_TS									Output valid time selectable via SIU_ECCR [EBTS] bit.
	Input signal valid to CLKOUT positive edge (setup time)									
7 ⁵	External bus interface ADDR[8:31] DATA[0:15] RD_WR TS TA	t _{CIS}	10.0		10.0		10.0		ns	
	Input signal valid to CLKOUT positive edge (setup time)									
5	Calibration bus interface CAL_ADDR[10:30] CAL_DATA[0:15] CAL_RD_WR CAL_TS	t _{CCIS}	11.0	_	11.0	_	11.0	_	ns	
	CLKOUT positive edge to input signal invalid (hold time)									
8 ⁵	External bus interface ADDR[8:31] DATA[0:15] RD_WR TS TA	t _{СІН}	1.0	_	1.0	_	1.0	_	ns	
5	Calibration bus interface CAL_ADDR[10:30] CAL_DATA[0:15] CAL_RD_WR CAL_TS	t _{CCIH}	1.0		1.0	_	1.0		ns	

Table 22. External Bus	Operation Timing ^{1, 2}	(continued)
------------------------	----------------------------------	-------------

¹ EBI timing specified at $V_{DDE} = 1.6-3.6$ V (unless stated otherwise), $T_A = T_L$ to T_H , and CL = 30 pF with DSC = 0b10. ² The external is limited to half the speed of the internal bus.



- ³ Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 68 MHz parts allow for a 66 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.
- ⁴ Refer to fast pad timing in Table 17 and Table 18 (different values for 1.8 V and 3.3 V).
- ⁵ Available on the 324 package only; not available on the 208 package.
- ⁶ EBTS = 0 timings are tested and valid at V_{DDE} = 2.25–3.6 V only; EBTS = 1 timings are tested and valid at V_{DDE} = 1.6–3.6 V.




Figure 12. CLKOUT Timing






Figure 13. Synchronous Output Timing






Figure 14. Synchronous Input Timing

3.13.5 **External Interrupt Timing (IRQ Signals)**

Table 23. External Interrupt Timing ¹

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	IRQ pulse-width low	t _{IPWL}	3	_	t _{CYC}
2	IRQ pulse-width high	T _{IPWH}	3	-	t _{CYC}
3	IRQ edge-to-edge time ²	t _{ICYC}	6		t _{CYC}

¹ IRQ timing specified at: $V_{DDEH} = 3.0-5.25$ V and $T_A = T_L$ to T_H . ² Applies when IRQ signals are configured for rising-edge or falling-edge events, but not both.






Figure 15. External Interrupt Timing

3.13.6 eTPU Timing

Table 24. eTPU Timing ¹

Spec	Characteristic	Symbol	Min.	Мах	Unit
1	eTPU input channel pulse width	t _{ICPW}	4	_	t _{CYC}
2	eTPU output channel pulse width	t _{OCPW}	2 ²	_	t _{CYC}

¹ eTPU timing specified at: $V_{DDEH} = 3.0-5.25$ V and $T_A = T_L$ to T_H .

² This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 16. eTPU Timing





3.13.7 eMIOS Timing

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	eMIOS input pulse width	t _{MIPW}	4	_	t _{CYC}
2	eMIOS output pulse width	t _{MOPW}	1 ²	_	t _{CYC}

Table 25. eMIOS Timing ¹

¹ eMIOS timing specified at: $V_{DDEH} = 3.0-5.25$ V and $T_A = T_L$ to T_H .

² This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control field (SRC) in the pad configuration register (PCR).




Figure 17. eMIOS Timing

3.13.8 DSPI Timing

Table 26	. DSPI	Timing	1, 2
----------	--------	--------	------

Spec	Characteristic	Symbol	40	MHz	66 N	1Hz	80 N	ЛНz	Unit
opee	Characteristic	Cymbol	Min.	Max	Min.	Max	Min.	Max	onic
1	SCK cycle time ^{3, 4}	t _{SCK}	48.8 ns	5.8 ms	28.4 ns	3.5 ms	24.4 ns	2.9 ms	—
2	PCS to SCK delay ⁵	t _{CSC}	46		26	_	22	_	ns
3	After SCK delay ⁶	t _{ASC}	45	_	25	_	21	_	ns
4	SCK duty cycle	t _{SDC}	(t _{SCK} ÷ 2) - 2 ns	(t _{SCK} ÷ 2) + 2 ns	(t _{SCK} ÷ 2) – 2 ns	(t _{SCK} ÷ 2) + 2 ns	(t _{SCK} ÷ 2) – 2 ns	(t _{SCK} ÷ 2) + 2 ns	ns
5	Slave access time (SS active to SOUT driven)	t _A	—	25	_	25	_	25	ns
6	Slave SOUT disable time (SS inactive to SOUT Hi-Z, or invalid)	t _{DIS}	_	25	_	25	_	25	ns
7	PCS <i>x</i> to PCSS time	t _{PCSC}	4		4	_	4		ns



0	Oberesteristic	0h.al	40	MHz	66 N	ЛНz	80 N	IHzUnitMaxImage: mail of the second secon	
Spec	Characteristic	Symbol -	Min.	Max	Min.	Max	Min.	Max	
8	PCSS to PCSx time	t _{PASC}	5	—	5	—	5	—	ns
9	Data setup time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁷ Master (MTFE = 1, CPHA = 1)	t _{sui}	20 2 4 20		20 2 6 20		20 2 8 20	 	ns ns
10	Data hold time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁷ Master (MTFE = 1, CPHA = 1)	t _{HI}	4 7 45 4		-4 7 25 -4		-4 7 21 -4		ns ns
11	Data valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{suo}		5 25 45 5	 	5 25 25 5	 	25 21	ns ns
12	Data hold time for outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t _{HO}	5 5.5 8 5		-5 5.5 4 -5	 	-5 5.5 3 -5	 	ns ns ns ns

Table 26. DSPI Timing ^{1, 2} (continued)

¹ All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at $V_{DDEH} = 3.0-5.25$ V, $T_A = T_L$ to T_H , and CL = 50 pF with SRC = 0b11.

² Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM).
 42 MHz parts allow for 40 MHz system clock + 2% FM; 68 MHz parts allow for a 66 MHz system clock + 2% FM, and
 82 MHz parts allow for 80 MHz system clock + 2% FM.

³ The minimum SCK cycle time restricts the baud rate selection for the given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

⁴ The actual minimum SCK cycle time is limited by pad performance.

⁵ The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].

⁶ The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].

⁷ This number is calculated using the SMPL_PT field in DSPI_MCR set to 0b10.







Figure 18. DSPI Classic SPI Timing—Master, CPHA = 0










Figure 20. DSPI Classic SPI Timing—Slave, CPHA = 0




Figure 21. DSPI Classic SPI Timing—Slave, CPHA = 1








Figure 22. DSPI Modified Transfer Format Timing—Master, CPHA = 0




Figure 23. DSPI Modified Transfer Format Timing—Master, CPHA = 1






Figure 24. DSPI Modified Transfer Format Timing—Slave, CPHA = 0




Figure 25. DSPI Modified Transfer Format Timing—Slave, CPHA = 1




Figure 26. DSPI PCS Strobe (PCSS) Timing



3.13.9 eQADC SSI Timing

Spec	Rating	Symbol	Minimum	Typical	Maximum	Unit
2	FCK period ($t_{FCK} = 1 \div f_{FCK}$) ^{1, 2}	t _{FCK}	2	—	17	t _{SYS_CLK}
3	Clock (FCK) high time	t _{FCKHT}	$t_{SYS_CLK} - 6.5$		$9 \times (t_{SYS_CLK} + 6.5)$	ns
4	Clock (FCK) low time	t _{FCKLT}	t _{SYS_CLK} – 6.5	—	$8 \times (t_{SYS_CLK} + 6.5)$	ns
5	SDS lead / lag time	t _{SDS_LL}	-7.5	—	+7.5	ns
6	SDO lead / lag time	t _{SDO_LL}	-7.5	—	+7.5	ns
7	EQADC data setup time (inputs)	t _{EQ_SU}	22	—	_	ns
8	EQADC data hold time (inputs)	t _{EQ_HO}	1	—	_	ns

Table 27. EQADC SSI Timing Characteristics

 \overline{SS} timing specified at V_{DDEH} = 3.0–5.25 V, T_A = T_L to T_H, and CL = 25 pF with SRC = 0b11. Maximum operating frequency varies depending on track delays, master pad delays, and slave pad delays.

 2 FCK duty cycle is not 50% when it is generated through the division of the system clock by an odd number.




Figure 27. EQADC SSI Timing



4 Mechanicals

4.1 MPC5534 208 MAP BGA Pinout

Figure 28 is a pinout for the MPC5534 208 MAP BGA package.

NOTES

 V_{DDEH10} and V_{DDEH6} are connected internally on the 208-ball package and are listed as $V_{DDEH6}.$

The MPC5500 devices are pin compatible for software portability and use the primary function names to label the pins in the BGA diagram. Although some devices do not support all the primary functions shown in the BGA diagram, the muxed and GPIO signals on those pins remain available. See the signals chapter in the device reference manual for the signal muxing.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
А	VSS	AN9	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	VSSA0	AN12	MDO2	MDO0	VDD33	VSS	А
В	VDD	VSS	AN38	AN21	AN0	AN4	REF BYPC	AN22	AN25	AN28	VDDA0	AN13	MDO3	MDO1	VSS	VDD	В
С	VSTBY	VDD	VSS	AN17	AN34	AN16	AN3	AN7	AN23	AN32	AN33	AN14	AN15	VSS	MSEO0	ТСК	С
D	VDD33	AN39	VDD	VSS	AN18	AN2	AN6	AN24	AN30	AN31	AN35	VDDEH 9	VSS	TMS	EVTO	TEST	D
Е	E ETPUA ETPUA AN37 VDD												VDDE7	TDI	EVTI	MSEO1	Е
F	ETPUA 28	ETPUA 29	ETPUA 26	AN36									VDDEH 6	TDO	МСКО	JCOMP	F
G	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21			VSS	VSS	VSS	VSS			SOUTB	PCSB3	SINB	PCSB0	G
н	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18			VSS	VSS	VSS	VSS			PCSA3	PCSB4	PCSB2	PCSB1	н
J	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13			VSS	VSS	VSS	VSS			PCSB5	TXDA	PCSA2	SCKB	J
к	ETPUA 16	ETPUA 15	ETPUA 7	VDDEH 1			VSS	VSS	VSS	VSS			CNTXC	RXDA	RSTOUT	VPP	к
L	ETPUA 12	ETPUA 11	ETPUA 6	TCRCLK A									TXDB	CNRXC	WKP CFG	RESET	L
М	ETPUA 10	ETPUA 9	ETPUA 1	ETPUA 5									RXDB	PLL CFG0	BOOT CFG1	VSS SYN	М
Ν	ETPUA 8	ETPUA 4	ETPUA 0	VSS	VDD	VDD33	EMIOS 2	EMIOS 10	VDDEH 4	EMIOS 12	EMIOS 21	VDD33	VSS	VRC CTL	PLL CFG1	EXTAL	Ν
Ρ	ETPUA 3	ETPUA 2	VSS	VDD	GPIO 207	VDDE2	EMIOS 6	EMIOS 8	EMIOS 16	EMIOS 17	EMIOS 22	CNTXA	VDD	VSS	VRC33	XTAL	Ρ
R	CS0	VSS	VDD	GPIO 206	EMIOS 4	EMIOS 3	EMIOS 9	EMIOS 11	EMIOS 14	EMIOS 19	EMIOS 23	CNRXA	CNRXB	VDD	VSS	VDD SYN	R
т	VSS	VDD	OE	EMIOS 0	EMIOS 1	EMIOS 5	EMIOS 7	EMIOS 13	EMIOS 15	EMIOS 18	EMIOS 20	CNTXB	VDDE5	ENG CLK	VDD	VSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
						Fig	ure 28.	MPC	5534 20	08 Pac	kage						



4.2 MPC5534 324 PBGA Pinouts

Figure 29 is a pinout for the MPC5534 324 PBGA package.

NOTE

The MPC5500 devices are pin compatible for software portability and use the primary function names to label the pins in the BGA diagram. Although some devices do not support all the primary functions shown in the BGA diagram, the muxed and GPIO signals on those pins remain available. See the signals chapter in the device reference manual for the signal muxing.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
Α	VSS	VDD	VSTBY	AN37	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	AN28	AN35	VSSA0	AN12	MDO11	MDO10	MDO8	VDD	VDD33	VSS	А
В	VDD33	VSS	VDD	AN36	AN39	AN19	AN16	AN0	AN4	REF BYPC	AN23	AN26	AN31	AN32	VSSA0	AN13	MDO9	MDO7	MDO4	MDO0	VSS	VDDE7	в
С	ETPUA 30	ETPUA 31	VSS	VDD	AN8	AN17	AN20	AN21	AN3	AN7	AN22	AN25	AN30	AN33	VDDA0	AN14	MDO5	MDO2	MDO1	VSS	VDDE7	VDD	С
D	ETPUA 28	ETPUA 29	ETPUA 26	VSS	VDD	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	VDDEH 9	AN15	MDO6	MDO3	VSS	VDDE7	TCK	TDI	D
Е	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21															VDDE7	TMS	TDO	TEST	Е
F	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18															VDDE7	JCOMP	EVTI	EVTO	F
G	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13															RDY	мско	MSEO0	MSEO1	G
н	ETPUA 16	ETPUA 15	ETPUA 10	VDDEH 1															VDDEH 10	GPIO 203	GPIO 204	SINB	н
J	ETPUA 12	ETPUA 11	ETPUA 6	ETPUA 9					VSS	VSS	VSS	VSS	VSS	VDDE7					SOUTB	PCSB3	PCSB0	PCSB1	J
к	ETPUA 8	ETPUA 7	ETPUA 2	ETPUA 5					VSS	VSS	VSS	VSS	VSS	VSS					PCSA3	PCSB4	SCKB	PCSB2	к
L	ETPUA 4	ETPUA 3	ETPUA 0	ETPUA 1					VSS	VSS	VSS	VSS	VSS	VSS					PCSB5	SOUTA	SINA	SCKA	L
М	BDIP	TCRCLK A	CS1	CS0					VDDE2	VDDE2	VSS	VSS	VSS	VSS					PCSA1	PCSA0	PCSA2	VPP	М
Ν	CS3	CS2	WE1	WE0					VSS	VSS	VDDE2	VSS	VSS	VSS					PCSA4	TXDA	PCSA5	VFLASH	Ν
Ρ	ADDR 16	ADDR 17	RD_WR	VDD33					VSS	VSS	VDDE2	VSS	VSS	VSS					CNTXC	RXDA	RSTOUT	RST CFG	Р
R	ADDR 18	ADDR 19	VDDE2	TA															WKP CFG	CNRXC	TXDB	RESET	R
т	ADDR 20	ADDR 21	ADDR 12	TS	NI-			NI		+ D		0.040	0. \/ 4.0		4	4	- 1 41-	>	RXDB	BOOT CFG1	PLL CFG2	VSS SYN	т
U	ADDR 22	ADDR 23	ADDR 13	ADDR 14	INC	ote:	NC	NO CO	onnec	t. Res	erved	(1018	& 1 I 9	are s	nonted	to ea	ch oth	er)	VDDEH 6	PLL CFG1	BOOT CFG0	EXTAL	U
v	ADDR 24	ADDR 25	ADDR 15	ADDR 31															VDD	VRC CTL	PLL CFG0	XTAL	V
w	ADDR 26	VDDE2	ADDR 30	VSS	VDD	VDDE2	VDD33	VDDE2	DATA 11	DATA 12	DATA 14	EMIOS 2	EMIOS 8	VDDEH 4	EMIOS 12	EMIOS 21	VDDE5	NC	VSS	VDD	VRC33	VDD SYN	W
Y	ADDR 28	ADDR 27	VSS	VDD	VDDE2	DATA 8	DATA 9	DATA 10	GPIO 207	DATA 13	DATA 15	EMIOS 6	EMIOS 10	EMIOS 15	EMIOS 17	EMIOS 22	CNTXA	VDDE5	NC	VSS	VDD	VDD33	Y
AA	ADDR 29	VSS	VDD	VDDE2	DATA 1	VDDE2	GPIO 206	DATA 5	DATA 7	VDDE2	EMIOS 3	EMIOS 5	EMIOS 9	EMIOS 13	EMIOS 16	EMIOS 19	EMIOS 23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AA
AB	VSS	VDD	VDDE2	DATA 0	DATA 2	DATA 3	DATA 4	DATA 6	OE	EMIOS 0	EMIOS 1	EMIOS	EMIOS 7	EMIOS 11	EMIOS 14	EMIOS 18	EMIOS 20	CNTXB	CNRXB	VDDE5	ENG CLK	VSS	AB
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	


Figure 29. MPC5534 324 Package



Mechanicals

4.3 MPC5534 208-Pin Package Dimensions

The package drawings of the MPC5534 208-pin MAP BGA are shown in Figure 30.




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO): 98ARS23882W	REV: D
208 I/O MAP BG/ 17 X 17 PKG, 1-MM		CASE NUMBER	2: 1159A—01	02 AUG 2005
	i iioii	STANDARD: JE	DEC MO-151 AAF-1	

Figure 30. MPC5534 208-Pin Package







DETAIL K (ROTATED 90' CLOCKWISE)

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- (3.) DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
- A. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO	REV: D	
208 I/O MAP BG/ 17 X 17 PKG, 1-MM	2	CASE NUMBER	02 AUG 2005	
		STANDARD: JE	DEC MO-151 AAF-1	

Figure 30. MPC5534 208 MAP BGA Package (continued)



Mechanicals

4.4 MPC5534 324-Pin Package Dimensions

The package drawings of the MPC5534 324-pin TEPBGA package are shown in Figure 31.




Figure 31. MPC5534 324 TEPBGA Package



NOTES:				
1. ALL DIMENSIONS IN MILLIMETERS.				
2. DIMENSIONING AND TOLERANCING PER ASME	Y14.5M-1994.			
3. MAXIMUM SOLDER BALL DIAMETER MEASURE	PARALLEL TO	DATUM A.		
A. DATUM A, THE SEATING PLANE, IS DETERMIN SOLDER BALLS.	ED BY THE SPH	ERICAL CROWNS OF	THE	
5. PARALLELISM MEASUREMENT SHALL EXCLUDE OF PACKAGE.	ANY EFFECT C	F MARK ON TOP SUR	FACE	
© FREESCALE SEMICONDUCTOR, INC.	L OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE: PBGA, 324 I/O,		: 98ASS23840W	REV: D	
23 X 23 PKG,	CASE NUMBER:	1158-03	26 APR 2006	
1 MM PITCH (OMPAC)	STANDARD: JED	DEC MS-034 AAJ-1	1	

Figure 31. MPC5534 324 TEPBGA Package (continued)



5 Revision History for the MPC5534 Data Sheet

The history of revisions made to this data sheet are described in this section. The changes are divided into each revision of this document.

The substantive changes incorporated in MPC5534 Data Sheet revision 4.0 to produce revision 5.0 are:

- Text changes
- Table and figure changes

Within each group, the changes are listed in sequential page number order.

5.1 Changes Between Revisions 5.0 and 6.0

Location	Description of Changes	
Section 3.7, "Power-Up/Down Sequencing	Added the following paragraph in Section 3.7, "Power-Up/Down Sequencing. During initial power ramp-up, when vstby is 0.6v or above. a typical current of 1-3mA and maximum of 4mA may be seen until VDD is applied. This current will not reoccur until Vstby is lowered below Vstby min specification.	
	Moved Figure 2"ISTBY Worst-case Specifications" to Section 3.7, "Power-Up/Down Sequencing	

5.2 Changes Between Revisions 4.0 and 5.0

The following table lists the substantive text changes made to paragraphs.

Table 28. Text Changes Between Rev. 4.0 and 5.0

Location	Description of Changes
Title page:	
	Changed the Revision number from 4.0 to 5.0. Changed the date format to DD MMM YYYY. Made the same changes in the lower left corner of the back page.
Section 3.2	1, "General Notes for Specifications at Maximum Junction Temperature
	Updated the address of Semiconductor Equipment and Materials International 3081 Zanker Rd. San Jose, CA., 95134 (408) 943-6900
Table 16 or	page 24
	Added footnote 9: For frequencies up to and including 80 MHz, if VDD is within $\pm 5\%$ of 1.5 V, then APC = RWSC = 0b010 is a valid setting.
4 Mechanic	ials:
	Added the following NOTE before the 208 and 324 BGA Maps: NOTE
	The MPC5500 devices are pin compatible for software portability and use the primary function names to label the pins in the BGA diagram. Although some devices do not support

function names to label the pins in the BGA diagram. Although some devices do not support all the primary functions shown in the BGA diagram, the muxed and GPIO signals on those pins remain available. See the signals chapter in the device reference manual for the signal muxing.



Table 28. Text Changes Between Rev. 4.0 and 5.0 (continued)

Location	Description of Changes
Section 3.	7, "Power-Up/Down Sequencing
	Last paragraph: Changed the first sentence FROM the voltage on the pins goes to high-impedance until TOthe pins go to a high-impedance state until

5.3 Changes Between Revisions 3.0 and 4.0

The following table lists the substantive text changes made to paragraphs.

Table 29. Text Changes Between Rev. 3.0 and 4.0

Location	Description of Changes
Title Page:	
	Changed the Revision number from 3.0 to 4.0. Changed the date format to DD MMM YYYY. Made the same changes in the lower left corner of the back page.
Section 1,	'Overview":
	Added the sentence directly preceding Table 1: 'Unless noted in this data sheet, all specifications apply from T_L to T_H .'
Sections 3	7.1, 3.7.2 and 3.7.3: Reordered sections resulting in the following order and section renumbering:
	 Section 3.7.1, "Input Value of Pins During POR Dependent on VDD33," then Section 3.7.2, "Power-Up Sequence (VRC33 Grounded)," then Section 3.7.3, "Power-Down Sequence (VRC33 Grounded).
Section 3.7	.1, "Input Value of Pins During POR Dependent on VDD33:"
	Added the following text directly before this section and after Table 8 <i>Pin Status for Medium and Slow Pads During the Power-on Sequence</i> : 'The values in Table 7 and Table 8 do not include the effect of the weak pull devices on the output pins during power up.
	Before exiting the internal POR state, the voltage on the pins goes to high-impedance until POR negates. When the internal POR negates, the functional state of the signal during reset applies and the weak pull devices (up or down) are enabled as defined in the device <i>Reference Manual</i> . If V_{DD} is too low to correctly propagate the logic signals, the weak-pull devices can pull the signals to V_{DDE} and V_{DDEH} .
	To avoid this condition, minimize the ramp time of the V _{DD} supply to a time period less than the time required to enable the external circuitry connected to the device outputs.'

Section 3.7.3, "Power-Down Sequence (VRC33 Grounded)" Deleted the underscore in ORed_POR to become ORed POR.



The following table describes the changes made to information in tables and figures, and is presented in sequential page number order.

Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0

Location	Description of Changes	
Figure 1, MPC5500 Family Part Numbers:		
	 Removed the 2 in the tape and reel designator in both the graphic and in the Tape and Reel Status text. Changed Qualification Status by adding ', general market flow' to the M designator, and added an 'S' designator with the description of 'Fully spec. qualified, automotive flow. 	
Table 1, Ord	derable Part Numbers:	
	 Footnote 1 added that reads: All devices are PPC5534, rather than MPC5534 or SPC5534, until product qualifications are complete. Not all configurations are available in the PPC parts. Reordered rows to group devices by lead-free package types in descending frequency order, and leaded package types. Footnote 2 added that reads:' The lowest ambient operating temperature is referenced by T_L; the highest ambient operating temperature is referenced by T_H.' Footnote 3 added that reads: 'Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 68 MHz parts allow for 66 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.' 	
Table 2, Ab	solute Maximum Ratings:	
	 Deleted Spec 3, "Flash core voltage." Spec 12 "DC Input Voltage": Deleted from second line'except for eTPUB[15] and SINB (DSPI_B_SIN)' leaving V_{DDEH} powered I/O pads. Deleted third line 'V_{DDEH} powered by I/O pads (eTPUB[15] and SINB), including the min. and max values of -0.3 and 6.5 respectively, and deleted old footnote 7. Spec 12 "DC Input Voltage": Added footnote 8 to second line "V_{DDE} powered I/O pads" that reads: 'Internal structures hold the input voltage less than the maximum voltage on all pads powered by the V_{DDE} supplies, if the maximum injection current specification is met (s mA for all pins) and V_{DDE} is within the operating voltage specifications. Spec 14, column 2, changed: 'V_{SS} differential voltage' to 'V_{SS} to V_{SSA} differential voltage.' Spec 15, column 2, changed: 'V_{DD} differential voltage' to 'V_{DD} to V_{DDA} differential voltage.' Spec 21, Added the name of the spec, 'V_{RC33} to V_{DDSYN} differential voltage,' as well as the name and cross reference to Table 9, <i>DC Electrical Specifications</i>, to which the Spec was moved. Spec 28 "Maximum Solder Temperature": Added two lines: Lead free (PbFree) and Leaded (SnPb) with maximum values of 260 C and 245 C respectively. Footnote 1, added: 'any of' between 'beyond' and 'the listed maxima.' Deleted footnote 2: 'Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.'Spec 26 "Maximum Operating Temperature Range": replaced -40 C with. Footnote 6 (now footnote 5): Changed the end of the last sentence as follows; "Internal structures hold the input voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPU[15] and on SINB during the internal power-on reset (POR) state." 	
Table 3, MF	C5534 Thermal Characteristics:	
	Changed for production purposes, footnote 1 from: Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board temperature, ambient temperature, air flow, power dissipation of other <i>components on the board</i> , and board therma resistance. to:	
	Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board temperature, ambient temperature, air flow, power dissipation of other <i>board components</i> , and board thermal	

temperature, ambient temperature, air flow, power dissipation of other *board components*, and board thermal resistance.



Revision History for the MPC5534 Data Sheet

Table 30.	Table and Figure	Changes Between	n Rev. 3.0 and 4.0	(continued)

Location	Description of Changes			
Table 4, EMI Testing Specifications: Changed the maximum operating frequency from 82 to f _{MAX} .				
Table 6, VC	R/POR Electrical Specifications:			
		he power wer down OR asset rrscore ch mn: up, assert he power wer down OR asset Ain 0.0 fin 0.0 for reach the st be able ly full ope the secor red at the 35 V, f _{sys} =	supplies are wit , assert RESET rts. aracter. RESET before ¹ supplies are wit , assert RESET rts. Max 0.30 Max 0.30 ne current limit of to supply full op rating current fo nd column: Chai following condit = f _{MAX})' to '(@ f _s	thin the operating condition before any power supplies V_{POR15} , V_{POR33} , and V_{POR} thin the operating condition before any power supplies V V during ramp updo not treat operating current for the 1.5 V or the 1.5 V supply when the racteristic.
	 Rewrote old footnote 8 (new footnote 9) to: Represents th on a per part basis and calculated as (I_{DD} ÷ I_{VRCCTL}). 			nsistor BETA. It is measured
	Deleted footnote 9 Preliminary value, Final specification per	ending cha	aracterization.	
Table 7, Pov	wer Sequence Pin Status for Fast Pads: Changed title to Pin S	tatus for I	ast Pads Durin	g the Power Sequence
Table 8, Pov	wer Sequence Pin Status for Medium/Slow Pads:			
	 Changed title to <i>Pin Status for Medium and Slow Pads Due</i> Updated preceding paragraph. 	ring the P	ower Sequence	
Table 9, DC	Electrical Specifications:			
	 Spelled out meaning of the slash '/' as 'and'. Still confusing Added footnote that reads: V_{DDE2} and V_{DDE3} are limited to a range of 1.6–3.6 V if EBTS =1. Spec 20, column 2, <i>Characteristics</i>,' Slow and medium out Created a left-justified second line and moved 'I_{OH_S} = -2.0 the parentheses. Created a left-justified third line that read Spec 20, column 4, <i>Min</i>: Added a blank line before and after Spec 22, column 2, 'Slow and medium output low voltage and moved 'I_{OL_S} = 2.0 mA.' from the 1st line to the second left-justified third line that reads 'I_{OL_S} = 1.0 mA.' Spec 22, column 5, <i>Max</i>: Added a blank line before and after line. Spec 26: Changed 'AN[12]_MA[1]_SDO' to 'AN[13]_MA[1] Spec 28: Changed 82 MHz to f_{MAX} MHz. Footnote 9: Changed from 'Preliminary. Final specification 	2.25–3.6 put high v 0 mA' fron s ' 1_{OH_S} = '0.80 × V (1_{OL_S} = 2 d line and ter '0.20 × _SDO'.	V only if EBTS roltage ($I_{OH_S} =$ n the 1st line to $T_{e}^{-1.0}$ mA.' DDEH' and put '0 .0 mA):' Create deleted the par	= 0; V_{DDE2} and V_{DDE3} have -2.0 mA):' the second line and deleted $0.85 \times V_{DDEH}$ ' on the last line d a left-justified second line rentheses. Created a it '0.15 × V_{DDEH} ' on the las



Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0 (continued)

Location	Description of Changes
Table 12, F	MPLL Electrical Characteristics:
	 Spec 1, footnote 1 in column 2: <i>'PLL reference frequency range</i>': Added that reads 'Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.' Spec 1, footnote 2 in column 1: Changed to: 'The 8–20 MHz crystal or external reference values have PLLCFG[2 pulled low' and applies to spec 1, column 2, crystal reference and external reference. Spec 21, column 2: Changed f_{ref_crystal} to f_{ref} in ICO frequency equation, and added the same equation but substituted f_{ref_ext} for f_{ref} for the external reference clock, giving: f_{ico} = [f_{ref_crystal} × (MFD + 4)] ÷ (PREDIV + 1) f_{ico} = [f_{ref_ext} × (MFD + 4)] ÷ (PREDIV + 1) Spec 21: Changed column 5 from 'f_{SYS}' MHz' to: 'f_{MAX}'. Spec 22: Changed column 4, <i>Max Value</i> from f_{MAX} to 20, and added footnote 17 to read, 'Maximum value for dual controller (1:1) mode is (f_{MAX} ÷ 2) and the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).'
Table 13, e	QADC Conversion Specifications: Changed '(Operating)' to ' $(T_A = T_L - T_H)$ ' to the table title.
Table 14, F	-lash Program and Erase Specifications:
	 Added (T_A = T_L - T_H) to the table title. Spec 8, 128 KB block pre-program and erase time, Max column value from 15,000 to 7,500. Moved footnote 1 from the table title to directly after the 'Typical' in the column 5 header. Footnote 2: Changed from: 'Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.' To: 'Initial factory condition: ≤ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.'
Table 15, F	Flash EEPROM Module Life:
	 Replaced (Full Temperature Range) with (T_A = T_L - T_H) in the table title. Spec 1b, Min. column value changed from 10,000 to 1,000.
Table 16, I	FLash BIU Settings vs. Frequency of Operations:
	 'Added footnote 1 to the end of the table title, The footnote reads: 'Illegal combinations exist. Use entries from the same row in this table.' Moved footnote 2:' For maximum flash performance, set to 0b11' to the 'DPFEN' column header. Deleted the x-refs in the 'DPFEN' column for the rows. Created a x-ref for footnote 2 and inserted in the 'IPFEN' column header. Deleted the x-refs in the 'IPFEN' column for the rows. Added to the PFLIM binary values a leading 0 so that 0bxx became 0b0xx. Moved footnote 3:' For maximum flash performance, set to 0b110' to the 'PFLIM' column header. Deleted the x-refs in the 'PFLIM' column for the rows. Added to the PFLIM binary values a leading 0 so that 0bxx became 0b0xx. Moved footnote 3:' For maximum flash performance, set to 0b110' to the 'PFLIM' column header. Deleted the x-refs in the 'PFLIM' column for the rows. Moved footnote 4:' For maximum flash performance, set to 0b1' to the 'BFEN' column header. Deleted the x-refs in the 'BFEN' column for the rows. Added footnote 4: For maximum flash performance, set to 0b1' to the 'BFEN' column header. Deleted the x-refs in the 'BFEN' column for the rows. Added footnotes 4, 6, 7, and 8: To footnote 4 27 MHz parts allow for 25 MHz system clock + 2% frequency modulation (EM)
	 footnote 4 27 MHz parts allow for 25 MHz system clock + 2% frequency modulation (FM). footnote 5 52 MHz parts allow for 50 MHz system clock + 2% FM. footnote 6 77 MHz parts allow for 75 MHz system clock + 2% FM. footnote 7 82 MHz parts allow for 80 MHz system clock + 2% FM.



Revision History for the MPC5534 Data Sheet

Location	Description of Changes
Table 17, P	ad AC Specifications, and Table 18, Derated Pad AC Specifications: The changes are identical in the tables.
	 Table 17, Pad AC Specifications only: Footnote 1, changed 'V_{DDEH} = 4.5–5.5;' to 'V_{DDEH} = 4.5–5.25;' Footnote 1, deleted 'F_{SYS} = 80 MHz' Footnote 2, changed from 'tested' to '(not tested).' Footnote 3, changed from 'Out delay' to 'The output delay', Changed from ' Add a maximum of one system clock to the output delay to get the output delay with respect to the system clock' to 'To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.' Footnote 4: changed 'Delay' to 'The output delay.' Footnote 5: deleted 'before qualification.' Changed from 'This parameter is supplied for reference and is not guaranteed by design and not tested' to 'This parameter is guaranteed by design and tested.'
Table 19, R	eset and Configuration Pin Timing: Footnote 1, deleted 'F _{SYS} = 80 MHz.'
Table 20, J	TAG Pin AC Electrical Characteristics:
	 Footnote 1, deleted: ', and CL = 30 pF with DSC = 0b10, SRC = 0b11' Footnote 1, changed 'functional' to 'Nexus.'
Table 21, N	exus Debug Port Timing.
	Changed Spec 12, TCK Low to TDO Data Valid: Changed 'VDDE = 3.0 to 3.6 volts' maximum value in column 4 from 9 to 10. Now reads 'V _{DDE} = $3.0-3.6$ V' with a max value of 10.
Table 22, B	us Operation Timing:
	 External Bus Frequency: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 68 MHz parts allow for 66 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM. Spec 1: Changed the system frequency columns from 40, 56, and 66 MHz to 20, 33, and 40 MHz. Changed the values in Min. columns: 20 MHz from 25 to 24.4; 33 MHz from 17.9 to 17.5, and 40 MHz from 15.2 to 14.9. Specs 5 and 6: <i>CLKOUT positive edge to output signals invalid of high</i>: Corrected format to show the bus timing values for various frequencies with EBTS bit = 0 and EBTS bit = 1. Specs 5 and 6: Changed the following calibration signals: CAL_ADDR[8:30] to CAL_ADDR[10:30], and CAL_WE/BE[0:1] to CAL_WE[0:1]. Deleted TEA. Specs 7 and 8: Changed the following calibration signals: CAL_ADDR[8:30] to CAL_ADDR[10:30]. Deleted TEA.
	xternal Interrupt Timing:
	 Footnote 1: Changed 'V_{DDEH} = 3.0–5.5;' to 'V_{DDEH} = 3.0–5.25;' Footnote 1: Deleted 'F_{SYS} = 80 MHz.', 'V_{DD} = 1.35–1.65 V', 'V_{DD33} and V_{DDSYN} = 3.0–3.6 V.' and ' and CL = 200 pF with SRC = 0b11.' Deleted second figure after table 'External Interrupt Setup Timing.'
Table 24, e	TPU Timing
	 Footnote 1: Changed 'V_{DDEH} = 3.0–5.5;' to 'V_{DDEH} = 3.0–5.25;' Footnote 1: Deleted 'F_{SYS} = 80 MHz.', 'V_{DD} = 1.35–1.65 V', 'V_{DD33} and V_{DDSYN} = 3.0–3.6' and 'and CL = 200 pF with SRC = 0b11.' Deleted second figure, '<i>eTPU Input/Output Timing</i>' after this table. Added Footnote 2: 'This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).'



Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0 (continued)

Description of Changes

Table 25, eMIOS Timing:

Location

- Deleted (MTS) from the heading, table, and footnotes.
- Footnote 1: Changed 'V_{DDEH} = 3.0–5.5;' to 'V_{DDEH} = 3.0–5.25;'
- Footnote 1: Deleted ' F_{SYS} = 80 MHz,' ' V_{DD} = 1.35–1.65 V', ' V_{DD33} and V_{DDSYN} = 3.0–3.6 V' and 'and CL = 200 pF with SRC = 0b11.'
- Added Footnote 2: 'This specification does not include the rise and fall times. When calculating the minimum
 eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad
 configuration registers (PCR).'

Figure 17, eMIOS Timing: Added figure.

Table 26, DSPI Timing:

- Table Title: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 68 MHz parts allow for 66 MHz system clock + 2% FM, and 82 MHz parts allow for 80 MHz system clock + 2% FM.
- Spec1: SCK Cycle Time: changes to values: 40 MHz, min. = 48.8 ns, max = 5.8 ms; 66 MHz, min. = 28.4 ns, max = 3.5 ms; 80 MHz min. = 24.4 ns, max = 2.9 ms.
- Spec 2: PCS to SCK delay: 40 MHz, min. = 46 ns; 66 MHz, min. = 26 ns; 80 MHz min. = 22 ns.
- Spec 3: After SCK delay: 40 MHz, min. = 45 ns; 66 MHz, min. = 25 ns; 80 MHz min. = 21 ns.
- Spec 9: Data setup time for inputs, Master (MTFE = 1, CPHA = 0): 66 MHz, min. = 6 ns; 80 MHz min. = 8 ns.
- Spec 10: Data hold time for inputs, Master (MTFE = 1, CPHA = 0): 40 MHz, min. = 45 ns; 66 MHz, min. = 25 ns; 80 MHz min. = 21 ns.
- Spec 11: Data valid (after SCK edge), Master (MTFE = 1, CPHA = 0): 40 MHz, max. = 45 ns; 66 MHz, max. = 25 ns; 80 MHz max. = 21 ns.
- Footnote 1: Changed 'V_{DDEH} = 3.0–5.5;' to 'V_{DDEH} = 3.0–5.25;'
- Footnote 1: Added to beginning of footnote 1 'All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate.'
- Footnote 1: Deleted ' V_{DD} = 1.35–1.65 V' and ' V_{DD33} and V_{DDSYN} = 3.0–3.6 V.

Table 27, EQADC SSI Timing Characteristics:

- Footnote 1: Changed 'V_{DDEH} = 3.0–5.5;' to 'V_{DDEH} = 3.0–5.25;'
- Deleted from table title '(Pads at 3.3 V or 5.0 V)'
- Deleted 1st line in table 'CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.'
- Spec 1: FCK frequency -- removed.
- Combined footnotes 1 and 2, and moved the new footnote to Spec 2. Moved old footnote 3 that is now footnote 2 to Spec 2.
- Footnote 1, deleted ' V_{DD} = 1.35–1.65 V' and ' V_{DD33} and V_{DDSYN} = 3.0–3.6V.'
- Changed 'CL = 50 pF' to 'CL = 25 pF.'
- Footnote 2: added 'cycle' after 'duty' to read: FCK duty cycle is not 50% when

Figure 28, MPC5534 208 Package and Figure 29 MPC5534 324 Package: Deleted the version number and date.

Figure 30, MPC5534 208 Package Dimensions and Figure 31 MPC5534 324 Package Dimensions:

Deleted the version number and date.





How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5534 Rev. 6 4/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2012. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

MPC5534MVM80 MPC5534MZQ80 SPC5534MVM80 SPC5534MVM80R LFVBBOM34U2A LFVBBOM34Q1A LFVBBM34QA LFVBBM34U1A