

REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Jul.12.2012
Rev. 1.1	"CE# $\geq V_{CC} - 0.2V$ " revised as "CE# $\leq 0.2V$ " for TEST CONDITION of Average Operating Power supply Current Icc1 on page3	Jul.19.2012
Rev. 1.2	Revised $V_{IH(max)}/V_{IL(min)}$ in <u>DC ELECTRICAL CHARACTERISTICS</u> Added in $t_{BA}/t_{BHZ}^*/t_{BLZ}^*$ in <u>AC ELECTRICAL CHARACTERISTICS</u> Added WRITE CYCLE 3 in <u>TIMING WAVEFORMS</u>	May.7.2013
Rev. 1.3	1. Revise " TEST CONDITION " for V_{OH} , V_{OL} on page 5 $I_{OH} = -8mA$ revised as $-4mA$ $I_{OL} = 4mA$ revised as $8mA$ 2. Revise $V_{IH(max)}$ & $V_{IL(min)}$ note on page 5 $V_{IH(max)} = V_{CC} + 2.0V$ for pulse width less than 6ns. $V_{IL(min)} = V_{SS} - 2.0V$ for pulse width less than 6ns.	Jun.04.2013
Rev. 1.4	Revised the address pin sequence of TSOP-II pin configuration on page 3 in order to be compatible with industry convention. (No function specifications and applications have been changed and all the characteristics are kept all the same as Rev 1.3) Added t_{BW} in <u>AC ELECTRICAL CHARACTERISTICS</u> Revised WRITE CYCLE 1,2 in <u>TIMING WAVEFORMS</u>	Sep.23.2013



Rev. 1.4

AS7C34098A-8TIN

256K X 16 BIT HIGH SPEED CMOS SRAM

FEATURES

- Fast access time : 8ns
- **Low power consumption:**
 - Operating current:
50mA(TYP.)
 - Standby current:
2mA(TYP.)
- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Industrial temperature -40°~85°C
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7)
UB# (DQ8 ~ DQ15)
- Data retention voltage : 1.5V (MIN.)
- Greenpackage/ROHS compliant (N)
- Package : 44-pin 400 mil TSOP-II

GENERAL DESCRIPTION


The AS7C34098A is a 4,194,304-bit high speed CMOS static random access memory organized as 262144 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS7C34098A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation	
				Standby(I _{SB1} ,TYP.)	Operating(I _{CC1} ,TYP.)
AS7C34098A(I)	-40°~85°C	3.0 ~ 3.6V	8ns	2mA	50mA


FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A17	Address Inputs
DQ0 - D15	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground
NC	No Connection

PIN CONFIGURATION



TSOP II(Top View)



AS7C34098A-8TIN

256K X 16 BIT HIGH SPEED CMOS SRAM

Rev. 1.4

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to V _{CC} +0.5	V
Operating Temperature	T _A	-40 to 85(I grade)	°C
Storage Temperature	T _{STG}	-65 to 150	°C
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	LB#	UB#	I/O OPERATION		SUPPLY CURRENT
						DQ0-DQ7	DQ8-DQ15	
Standby	H	X	X	X	X	High – Z	High – Z	I _{SB} , I _{SB1}
Output Disable	L	H	H	X	X	High – Z	High – Z	I _{CC} , I _{CC1}
	L	X	X	H	H	High – Z	High – Z	
Read	L	L	H	L	H	D _{OUT}	High – Z	I _{CC} , I _{CC1}
	L	L	H	H	L	High – Z	D _{OUT}	
	L	L	H	L	L	D _{OUT}	D _{OUT}	
Write	L	X	L	L	H	D _{IN}	High – Z	I _{CC} , I _{CC1}
	L	X	L	H	L	High – Z	D _{IN}	
	L	X	L	L	L	D _{IN}	D _{IN}	

Note: H = V_{IH}, L = V_{IL}, X = Don't care

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ⁴	MAX.	UNIT	
Supply Voltage	V _{CC}		3.0	3.3	3.6	V	
Input High Voltage	V _{IH} ¹		2.2	-	V _{CC} +0.3	V	
Input Low Voltage	V _{IL} ²		- 0.3	-	0.8	V	
Input Leakage Current	I _{LI}	V _{CC} ≥ V _{IN} ≥ V _{SS}	- 1	-	1	μA	
Output Leakage Current	I _{LO}	V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled	- 1	-	1	μA	
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	V	
Output Low Voltage	V _{OL}	I _{OL} = 8mA	-	-	0.4	V	
Average Operating Power supply Current	I _{CC}	Cycle time = Min. CE# = V _{IL} , I _{I/O} = 0mA, Others at V _{IL} or V _{IH}	-8	-	65	80	mA
	I _{CC1}	CE# ≤ 0.2, Others at 0.2V or V _{CC} -0.2V I _{I/O} = 0mA;f=max	-8	-	50	60	mA
Standby Power Supply Current	I _{SB}	CE# = V _{IH} , Others at V _{IL} or V _{IH}	-	-	30	mA	
	I _{SB1}	CE# ≥ V _{CC} - 0.2V, Others at 0.2V or V _{CC} - 0.2V	-	2	10	mA	

Notes:

- V_{IH}(max) = V_{CC} + 2.0V for pulse width less than 6ns.
- V_{IL}(min) = V_{SS} - 2.0V for pulse width less than 6ns.
- Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- Typical values are included for reference only and are not guaranteed or tested.
Typical values are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	8	pF
Input/Output Capacitance	C _{I/O}	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Speed	8ns
Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L = 30pF + 1TTL, I _{OH} /I _{OL} = -4mA/8mA

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS7C34098A-8		UNIT
		MIN.	MAX.	
Read Cycle Time	t _{RC}	8	-	ns
Address Access Time	t _{AA}	-	8	ns
Chip Enable Access Time	t _{ACE}	-	8	ns
Output Enable Access Time	t _{OE}	-	4.5	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	2	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	0	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	3	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	3	ns
Output Hold from Address Change	t _{OH}	2	-	ns
LB#, UB# Access Time	t _{BA}	-	4.5	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	3	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	0	-	ns


(2) WRITE CYCLE

PARAMETER	SYM.	AS7C34098A-8		UNIT
		MIN.	MAX.	
Write Cycle Time	t _{WC}	8	-	ns
Address Valid to End of Write	t _{AW}	6.5	-	ns
Chip Enable to End of Write	t _{CW}	6.5	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t _{WP}	6.5	-	ns
Write Recovery Time	t _{WR}	0	-	ns
Data to Write Time Overlap	t _{DW}	5	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	t _{OW} *	2	-	ns
Write to Output in High-Z	t _{WHZ} *	-	3	ns
LB#, UB# Valid to End of Write	t _{BW}	6.5	-	ns


*These parameters are guaranteed by device characterization, but not production tested.

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)




READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low.
3. Address must be valid prior to or coincident with CE# = low.; otherwise t_{AA} is the limiting parameter.
4. t_{CLZ} , t_{OLZ} , t_{CHZ} and t_{OHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.
5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{OHZ} is less than t_{OLZ} .


WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)



Notes :


1. WE#, CE#, LB#, UB# must be high during all address transitions.
2. A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
3. During a WE# controlled write cycle with OE# low, tWP must be greater than tWHZ + tDQ to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
6. tDQ and tWHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V _{DR}	CE# ≥ V _{CC} - 0.2V	1.5	-	3.6	V
Data Retention Current	I _{DR}	V _{CC} = 1.5V CE# ≥ V _{CC} - 0.2V Others at 0.2V or V _{CC} - 0.2V	-	2	10	mA
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R		t _{RC*}	-	-	ns





t_{RC*} = Read Cycle Time

DATA RETENTION WAVEFORM



PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP-II Package Outline Dimension



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN MILS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
c	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
e	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
y	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°



AS7C34098A-8TIN

Rev. 1.4

256K X 16 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time (Speed/ns)	Temperature Range(°C)	Packing Type	Alliance Memory Part No.
44Pin(400mil) TSOP-II	8	-40°C~85°C	Tray	AS7C34098A-8TIN
			Tape Reel	AS7C34098A-8TINTR



Copyright © Alliance Memory
 All Rights Reserved
 Part Number: AS7C34098A
 Document Version: v. 1.4

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.



Rev. 1.4

AS7C34098A-8TIN

256K X 16 BIT HIGH SPEED CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Alliance Memory:

[AS7C34098A-8TIN](#) [AS7C34098A-8TINTR](#)