











SN74LV273A

SCLS399K - APRIL 1998-REVISED DECEMBER 2014

SN74LV273A Octal D-Type Flip-Flops With Clear

Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 10.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 3000-V Human-Body Model
 - 200-V Machine Model
 - 2000-V Charged-Device Model

2 Applications

- Power Sub-station Controls
- I/O Modules; Analog PLC/DCS Inputs
- Human Machine Interfaces (HMI)
- Flow Meters
- **Patient Monitoring**
- **Test and Measurement Solutions**

Description

The SN74LV273A device is an octal D-type flip-flop designed for 2-V to 5.5-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (20)	4.50 x 3.50 mm
	SSOP (20)	7.50 x 5.30 mm
SN74LV273A	TSSOP (20)	6.50 x 4.40 mm
	TVSOP (20)	5.00 x 4.40 mm
	SOIC (20)	12.80 x 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		7.14 Typical Characteristics	9
2	Applications 1	8	Parameter Measurement Information	10
3	Description 1	9	Detailed Description	11
4	Simplified Schematic1		9.1 Overview	11
5	Revision History2		9.2 Functional Block Diagram	11
6	Pin Configurations and Functions		9.3 Feature Description	11
7	Specifications		9.4 Device Functional Modes	11
•	7.1 Absolute Maximum Ratings	10	Application and Implementation	12
	7.2 ESD Ratings		10.1 Application Information	12
	7.3 Recommended Operating Conditions		10.2 Typical Application	12
	7.4 Thermal Information	11	Power Supply Recommendations	13
	7.5 Electrical Characteristics	12	Layout	
	7.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V		12.1 Layout Guidelines	
	7.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.2 \text{ V}$		12.2 Layout Example	
	7.8 Timing Requirements, $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \dots 7$	13	Device and Documentation Support	
	7.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 8$		13.1 Related Links	
	7.10 Switching Characteristics, $V_{CC} = 2.3 \text{ V} \pm 0.2 \text{ V} \dots 8$		13.2 Trademarks	
	7.11 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 8$		13.3 Electrostatic Discharge Caution	
	7.12 Noise Characteristics		13.4 Glossary	
	7.13 Operating Characteristics	14	Mechanical, Packaging, and Orderable Information	

5 Revision History

Changes from Revision J (April 2005) to Revision K


Page


•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section.
•	Deleted Ordering Information table.
	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table

Submit Documentation Feedback




6 Pin Configurations and Functions





SN74LV273A...RGY PACKAGE (TOP VIEW)



Pin Functions

PIN		TYPE	DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
1	CLR	I	Clear Pin		
2	1Q	0	1Q Output		
3	1D	I	1D Input		
4	2D	1	2D Input		
5	2Q	0	2Q Output		
6	3Q	0	3Q Output		
7	3D	I	3D Input		
8	4D	1	4D Input		
9	4Q	0	4Q Output		
10	GND	l	Ground Pin		
11	CLK	-	Clock Pin		
12	5Q	0	5Q Output		
13	5D	-	5D Input		
14	6D	-	6D Input		
15	6Q	0	6Q Output		
16	7Q	0	7Q Output		
17	7D	_	7D Input		
18	8D	_	8D Input		
19	8Q	0	8Q Output		
20	V _{CC}	_	Power Pin		

Copyright © 1998–2014, Texas Instruments Incorporated



GQN or ZQN PACKAGE (TOP VIEW)




Table 1. GQN or ZQN Pin Assignments

	1	2	3	4
Α	1Q	CLR	V _{CC}	8Q
В	2D	7D	1D	8D
С	3Q	2Q	6Q	7Q
D	4D	5D	3D	6D
E	GND	4Q	CLK	5Q

Submit Documentation Feedback

Copyright © 1998–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	Supply voltage range			V
VI	Input voltage range (2)		-0.5	7	V
Vo	Voltage range applied to any output in the	e high-impedance or power-off state (2)	-0.5	7	V
Vo	Output voltage range (2)(3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions⁽⁾ is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	3000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	2000	V
		Machine Model (MM)	200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	High level input valence	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		١,,
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	5.5 V 0.5 0.3 0.3 0.3 5.5 V /cc V -50 μA -2 -6 -12 50 μA 2 6 mA 12 200 100 ns/V 20
.,	Low level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
V _I	Input voltage		0	5.5	V
V _O	Output voltage		0	V _{CC}	V
<u>vo</u>		V _{CC} = 2 V		-50	μΑ
ı	High lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		-2	
ЮН	, ,	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA
V _{IH} V _{IL} V _I V _O I _{OH} I _{OL} Δt/Δv T _A		V _{CC} = 4.5 V to 5.5 V		-12	
		$V_{CC} = 2 V$		50	μΑ
	Low level output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

				SN74L	_V273A			
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	NS	PW	RGY	UNIT
				20 I	PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.7	118.1	81.8	79.4	104.7	37.1	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	60.4	33.4	47.8	45.9	38.8	46.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.9	59.6	49.4	46.9	55.7	14.9	
Ψлт	Junction-to-top characterization parameter	21.6	1.1	20.1	19.1	2.9	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.5	58.9	49.0	46.5	55.1	15.0	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	9.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		λ = 25°C	-40°C to 85°C	-40°C to 125°C	LINIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	MIN MAX	MIN MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} – 0.1		V _{CC} – 0.1	V _{CC} – 0.1	
V _{OH}	$I_{OH} = -2 \text{ mA}$	2.3 V	2		2	2	V
	$I_{OH} = -6 \text{ mA}$	3 V	2.48		2.48	2.48	
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8		3.8	3.8	
	$I_{OL} = -50 \mu A$	2 V to 5.5 V		0.1	0.1	0.1	
V _{OL}	$I_{OL} = -2 \text{ mA}$	2.3 V		0.4	0.4	0.4	V
	$I_{OL} = -6 \text{ mA}$	3 V		0.44	0.44	0.44	
	$I_{OL} = -12 \text{ mA}$	4.5 V		0.55	0.55	0.55	
II	V _I = 5.5 V or GND	0 to 5.5 V		±1	±1	±1	μA
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20	20	20	μΑ
I _{off}	V_I or $V_O = 0$ to 5.5 V	0 V		5	5	5	μΑ
C _i	V _I = V _{CC} or GND	3.3 V		2			pF

7.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			T _A = 2	5°C	−40°C to	85°C	−40°C to	125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _w Pulse duration	CLR low	6.5		7		7.5			
	Pulse duration	CLK high or low	7		8.5		9		ns
	Catura time a data hafara CLIVA	Data	8.5		10.5		12		
t _{su}	Setup time, data before CLK↑	CLR inactive	4		4		4.5		ns
t _h	Hold time, data after CLK↑		0.5		1		2.5		ns

7.7 Timing Requirements, $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	, ,				, ,	,			
			T _A = 25°C		-40°C to 85°C		-40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _w Pulse duration	CLR low	5		6		6.5		20	
	Pulse duration	CLK high or low	5		6.5		7		ns
	Cotun time data before CLIVA	Data	5.5		6.5		8		
t _{su}	Setup time, data before CLK↑	CLR inactive	2.5		2.5		3		ns
t _h	Hold time, data after CLK↑		1		1		2.5		ns

7.8 Timing Requirements, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	· •	<u> </u>	T _A = 2	5°C	–40°C to	85°C	-40°C to	125°C	LINIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
	Dulas duration	CLR low	5		5		5.5			
t _w	Pulse duration	CLK high or low	5		5		5.5		ns	
	Catura time data before CLIVA	Data	4.5		4.5		6		20	
t _{su}	Setup time, data before CLK↑	CLR inactive	2		2		2.5		ns	
t _h	Hold time, data after CLK↑		1		1		2		ns	



7.9 Switching Characteristics, $V_{cc} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	Т	T _A = 25°C			85°C	−40°C to	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
4			$C_L = 15 pF$	55 ⁽¹⁾	95 ⁽¹⁾		45		45		MHz
Imax			C _L = 50 pF	45	75		40		40		IVITZ
t _{pd}	CLK	Q	C 45 pF		10.4 ⁽¹⁾	18.3 ⁽¹⁾	1	20.5	1	22.5	ns
t _{PHL}	CLR	Ø	$C_L = 15 pF$		10.3 ⁽¹⁾	19 ⁽¹⁾	1	21	1	23	ns
t _{pd}	CLK	Ø			12.9	22.1	1	25	1	27	ns
t _{PHL}	CLR	Ю	$C_L = 50 pF$		13.1	22.8	1	25.5	1	27.5	ns
t _{sk(o)}						2				2	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.10 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T _A = 25°C			−40°C to	85°C	−40°C to	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	75 ⁽¹⁾	140 ⁽¹⁾		65		65		MHz
f _{max}			$C_L = 50 pF$	50	110		45		45		IVITZ
t _{pd}	CLK	Q	C 45 pF		7.1 ⁽¹⁾	13.6 ⁽¹⁾	1	16	1	17.5	ns
t _{PHL}	CLR	Ø	$C_L = 15 pF$		6.9 ⁽¹⁾	13.6 ⁽¹⁾	1	16	1	17.5	ns
t _{pd}	CLK	Ø			9.1	17.1	1	19.5	1	21	ns
t _{PHL}	CLR	Q	$C_L = 50 pF$		8.7	17.1	1	19.5	1	21	ns
t _{sk(o)}						1.5				1.5	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.11 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	Т	_A = 25°C		−40°C to	85°C	−40°C to	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
£ .			$C_L = 15 pF$	120 ⁽¹⁾	20 ⁽¹⁾ 5		100		100		NAL I-
f _{max}			C _L = 50 pF	80	160		70		70		MHz
t _{pd}	CLK	Q	C 15 pF		4.8 ⁽¹⁾	9 ⁽¹⁾	1	10.5	1	11.5	ns
t _{PHL}	CLR	Ø	$C_L = 15 pF$		4.7 ⁽¹⁾	8.5 ⁽¹⁾	1	10	1	11	ns
t _{pd}	CLK	Ø			6.2	11	1	12.5	1	14	ns
t _{PHL}	CLR	Ю	$C_L = 50 pF$		6	10.5	1	12	1	13.5	ns
t _{sk(o)}						1				1	ns

Product Folder Links: SN74LV273A

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Submit Documentation Feedback



7.12 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN	74LV273A		LINUT
	PARAWETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


⁽¹⁾ Characteristics for surface-mount packages only.


7.13 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	V _{CC}	TYP	UNIT
0	Down discination conscitance	C 50 pF	f 40 MHz	3.3 V	15.9	
C_{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	17.1	p⊦


7.14 Typical Characteristics







8 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output
 - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



9 Detailed Description

9.1 Overview

The SN74LV273A device is an octal D-type flip-flop designed for 2-V to 5.5-V V_{CC} operation.

This device is a positive-edge-triggered flip-flop with direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV273A device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
- Slow edges reduce noise
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 2. Function Table (Each Flip-Flop)

	INPUTS		OUTPUT
CLR	CLK	D	Q
L	Χ	X	L
Н	↑	Н	Н
Н	↑	L	L
Н	L	X	Q_0



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV273A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes it Ideal for translating down to the V_{CC} level. Figure 6 shows the reduction in ringing compared to higher drive parts such as AC.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions⁽¹⁾ table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions⁽¹⁾ table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}
- All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).


Submit Documentation Feedback

Copyright © 1998–2014, Texas Instruments Incorporated



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions⁽¹⁾ table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended. If there are multiple V_{CC} pins, 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 7. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV273A	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV273ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV273A	Samples
SN74LV273APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV273A	Samples



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV273AZQNR	LIFEBUY	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LV273A	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV273ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV273ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV273ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV273ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV273APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV273APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV273APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV273ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LV273AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

www.ti.com 2-Oct-2019




*All dimensions are nominal

All differsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV273ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV273ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LV273ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV273ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV273APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV273APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LV273APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LV273ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LV273AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	350.0	350.0	43.0

ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated