

## DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS

### FEATURES

- **Dual Output Voltages for Split-Supply Applications**
- **Output Current Range of 0mA to 1.0A per Regulator**
- **3.3V/2.5V, 3.3V/1.8V, and 3.3V/Adjustable Output**
- **Fast-Transient Response**
- **2% Tolerance Over Load and Temperature**
- **Dropout Voltage Typically 350mV at 1A**
- **Ultra-low 85µA Typical Quiescent Current**
- **1µA Quiescent Current During Shutdown**
- **Dual Open-Drain Power-On Reset with 200ms Delay for Each Regulator**
- **28-Pin PowerPAD™ TSSOP Package**
- **Thermal Shutdown Protection for Each Regulator**

### DESCRIPTION




The TPS767D3xx family of dual voltage regulators offers fast transient response, low dropout voltages and dual outputs in a compact package and incorporating stability with 10µF low ESR output capacitors.

The TPS767D3xx family of dual voltage regulators is designed primarily for DSP applications. These devices can be used in any mixed-output voltage application, with each regulator supporting up to 1A. Dual active-low reset signals allow resetting of core-logic and I/O separately.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (350mV typically at an output current of 1A for the TPS767D325) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85µA over the full range of output current, 0mA to 1A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 1µA at  $T_J = +25^\circ\text{C}$ .

The  $\overline{\text{RESET}}$  output of the TPS767D3xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767D3xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

The TPS767D3xx is offered in 1.8V, 2.5V, and 3.3V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5V to 5.5V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767D3xx family is available in a 28-pin PWP TSSOP package. They operate over a junction temperature range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.  
 All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### AVAILABLE OPTIONS<sup>(1)</sup>

DEVICE	REGULATOR 1 V <sub>OUT</sub> (V)	REGULATOR 2 V <sub>OUT</sub> (V)
TPS767D301	Adjustable (1.5V – 5.5V)	3.3V
TPS767D318	1.8V	3.3V
TPS767D325	2.5V	3.3V

- (1) For the most current specifications and package information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating temperature range (unless otherwise noted).

	TPS767D3xx	UNIT
Input voltage range, V <sub>1IN</sub> , V <sub>2IN</sub> <sup>(2)</sup>	–0.3 to +13.5	V
Enable voltage range, V <sub>1EN</sub> , V <sub>2EN</sub>	–0.3 to V <sub>IN</sub> + 0.3	V
Output voltage range, V <sub>1OUT</sub> , V <sub>2OUT</sub>	–0.3 to +7.0	V
RESET voltage range, V <sub>1RESET</sub> , V <sub>2RESET</sub>	–0.3 to +16.5	V
Peak output current	Internally limited	
ESD rating, HBM	2	kV
Continuous total power dissipation	See <a href="#">Dissipation Ratings</a> table	
Operating junction temperature range, T <sub>J</sub>	–40 to +125	°C
Storage temperature range, T <sub>stg</sub>	–65 to +150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network terminal ground.

### POWER DISSIPATION RATINGS

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> ≤ +25°C POWER RATING	DERATING FACTOR ABOVE t <sub>a</sub> = +25°C	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
PWP <sup>(1)</sup>	0	3.58 W	35.8 mW/°C	1.97 W	1.43 W
	250	5.07 W	50.7 mW/°C	2.79 W	2.03 W

- (1) This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1oz. copper on 4-in × 4-in ground layer. For more information, refer to TI technical brief literature number [SLMA002](#).

## ELECTRICAL CHARACTERISTICS


Over operating temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 1\text{V}$ ,  $I_{OUT} = 1\text{mA}$ ,  $V_{\overline{EN}} = 0\text{V}$ , and  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted. Adjustable channels are set to  $V_{OUT} = 3.3\text{V}$ . Typical values are at  $T_J = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range, $V_{1IN}$ , $V_{2IN}$ <sup>(1)</sup>		2.7		10	V
$V_{OUT}$	Adjustable $V_{OUT}$ range, $V_{1OUT}$ , $V_{2OUT}$		1.5		5.5	V
	Accuracy, adjustable $V_{OUT}$ channels <sup>(1)</sup>	$V_{OUT} + 1\text{V} \leq V_{IN} \leq 5.5\text{V}$ ; $10\mu\text{A} \leq I_{OUT} \leq 1\text{A}$	-2.0		+2.0	%
	Accuracy, fixed $V_{OUT}$ channels <sup>(1)</sup>	$V_{OUT} + 1\text{V} \leq V_{IN} \leq 10\text{V}$ ; $10\mu\text{A} \leq I_{OUT} \leq 1\text{A}$	-2.0		+2.0	%
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation <sup>(1)</sup>	$V_{OUT} + 1.0\text{V} \leq V_{IN} \leq 10\text{V}$		0.01		%/V
$\Delta V_{OUT}\%/\Delta I_{OUT}$	Load regulation	$10\mu\text{A} \leq I_{OUT} \leq 1\text{A}$		3		mV
$V_{DO}$	Dropout voltage <sup>(2)</sup> ( $V_{IN} = V_{OUT}(\text{nom}) - 0.1\text{V}$ )	$V_{OUT} = 3.3\text{V}$ , $I_{OUT} = 1\text{A}$		350	575	mV
$I_{CL}$	Output current limit, per LDO	$V_{OUT} = 0\text{V}$ , $T_J = +25^\circ\text{C}$		1.7	2	A
$I_{GND}$	Ground pin current, per LDO	$10\mu\text{A} \leq I_{OUT} \leq 1\text{A}$		85	125	$\mu\text{A}$
$I_{SHDN}$	Standby current, per LDO	$2.7\text{V} \leq V_{IN} \leq 10\text{V}$ , $V_{\overline{EN}} = V_{IN}$		1	10	$\mu\text{A}$
$I_{FB}$	FB current input (Adjustable)	$V_{FB} = 1.5\text{V}$		2		nA
PSRR	Power-supply ripple rejection	$f = 1\text{kHz}$ , $C_{OUT} = 10\mu\text{F}$		60		dB
$V_N$	Output noise voltage	$\text{BW} = 200\text{Hz to } 100\text{kHz}$ , $V_{OUT} = 1.8\text{V}$ , $I_C = 1\text{A}$ , $C_{OUT} = 10\mu\text{F}$		55		$\mu\text{V}_{\text{RMS}}$
$V_{EN(HI)}$	High-level enable input voltage	$T_J = +25^\circ\text{C}$	2.0			V
$V_{EN(LO)}$	Low-level enable input voltage	$T_J = +25^\circ\text{C}$			0.8	V
$I_{\overline{EN}}$	Input current	$V_{\overline{EN}} = 0\text{V}$ , $T_J = +25^\circ\text{C}$	-1	0	1	$\mu\text{A}$
		$V_{\overline{EN}} = V_{IN}$ , $T_J = +25^\circ\text{C}$	-1		1	
Reset	Minimum input voltage for valid RESET	$I_{OUT(\text{RESET})} = 300\mu\text{A}$		1.1		V
	Trip threshold voltage	$V_{OUT}$ decreasing, $T_J = +25^\circ\text{C}$	92		98	% $V_{OUT}$
	Hysteresis voltage	Measured at $V_{OUT}$		0.5		% $V_{OUT}$
	Output low voltage	$V_I = 2.7\text{V}$ , $T_J = +25^\circ\text{C}$ , $I_{OUT(\text{RESET})} = 1\text{mA}$		0.15	0.4	V
	Leakage current	$V_{(\text{RESET})} = 7\text{V}$ , $T_J = +25^\circ\text{C}$			1	$\mu\text{A}$
	RESET time-out delay	$T_J = +25^\circ\text{C}$	100	200	400	ms
$T_{SD}$	Thermal shutdown temperature			150		$^\circ\text{C}$
$T_J$	Operating junction temperature		-40		+125	$^\circ\text{C}$


(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or  $2.7\text{V}$ , whichever is greater.


(2) Dropout voltage ( $V_{DO}$ ) is not measured for channels with  $V_{OUT(nom)} < 2.8\text{V}$  since minimum  $V_{IN} = 2.7\text{V}$ .

**FUNCTIONAL BLOCK DIAGRAM—Fixed Voltage Version (one regulator channel)**



**FUNCTIONAL BLOCK DIAGRAM—Adjustable Version (one regulator channel)**





NC = No internal connection

### TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION
NAME	NO.	
1GND	3	Regulator #1 ground
$\overline{1EN}$	4	Regulator #1 enable
1IN	5, 6	Regulator #1 input supply voltage
2GND	9	Regulator #2 ground
$\overline{2EN}$	10	Regulator #2 enable
2IN	11, 12	Regulator #2 input supply voltage
2OUT	17, 18	Regulator #2 output voltage
$\overline{2RESET}$	22	Regulator #2 reset signal
1OUT	23, 24	Regulator #1 output voltage
1FB/NC	25	Regulator #1 output voltage feedback for adjustable output; no connection for fixed output
$\overline{1RESET}$	28	Regulator #1 reset signal
NC	1, 2, 7, 8, 13–16, 19, 20, 21, 26, 27	No internal connection





Figure 1. Typical Application Circuit (Fixed Versions) for Single Channel

**TIMING DIAGRAM**



- (1)  $V_{RES}$  is the minimum input voltage for a valid  $\overline{RESET}$ .
- (2)  $V_{IT}$  —Trip voltage is typically 5% lower than the output voltage ( $95\% V_{OUT}$ ).

TYPICAL CHARACTERISTICS




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

TYPICAL CHARACTERISTICS (continued)

OUTPUT SPECTRAL NOISE DENSITY VS FREQUENCY




Figure 11.

OUTPUT IMPEDANCE VS FREQUENCY




Figure 12.

DROPOUT VOLTAGE VS FREE-AIR TEMPERATURE




Figure 13.

LINE TRANSIENT RESPONSE




Figure 14.

LOAD TRANSIENT RESPONSE




Figure 15.

LINE TRANSIENT RESPONSE




Figure 16.

LOAD TRANSIENT RESPONSE




Figure 17.

OUTPUT VOLTAGE VS TIME (AT START-UP)




Figure 18.

DROPOUT VOLTAGE VS INPUT VOLTAGE




Figure 19.






Figure 20. Test Circuit for Typical Regions of Stability (Figure 21 through Figure 24) (Fixed Output Options)

Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any resistance added externally, and PWB trace resistance to  $C_{OUT}$ .




Figure 21.




Figure 22.




Figure 23.




Figure 24.



The TPS767D3xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2μA. If the shutdown feature is not used,  $\overline{EN}$  should be tied to ground. Response to an enable transition is quick; regulated output voltage is typically re-established in 120μs.

## MINIMUM LOAD REQUIREMENTS

The TPS767D3xx family is stable even at zero load; no minimum load is required for operation.

## FB-PIN CONNECTION (ADJUSTABLE VERSION ONLY)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network as is shown in [Figure 26](#) to close the loop. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance, wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential. In fixed output options, this pin is not connected.

## EXTERNAL CAPACITOR REQUIREMENTS

An input capacitor is not required; however, a ceramic bypass capacitor (0.047pF to 0.1μF) improves load transient response and noise rejection when the TPS767D3xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS767D3xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10μF and the ESR (equivalent series resistance) must be between 60mΩ and 1.5Ω. Capacitor values of 10μF or larger are acceptable, provided the ESR is less than 1.5Ω. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.

When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the previous guidelines.

## PROGRAMMING THE TPS767D301 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS767D301 adjustable regulator is programmed using an external resistor divider as shown in [Figure 26](#). The output voltage is calculated using:

$$V_{OUT} = V_{REF} \times \left( 1 + \frac{R_1}{R_2} \right) \quad (1)$$

Resistors  $R_1$  and  $R_2$  should be chosen for approximately 40μA divider current. Lower-value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error.

The recommended design procedure is to choose  $R_2 = 30.1\text{ k}\Omega$  to set the divider current at  $40\mu\text{A}$  and then calculate  $R_1$  using:

$$R_1 = \left( \frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right) \times R_2 \tag{2}$$




Figure 26. TPS767D301 Adjustable LDO Regulator Programming

### RESET INDICATOR

The TPS767D3xx features a  $\overline{\text{RESET}}$  output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to 95% (typical) of its regulated value, the  $\overline{\text{RESET}}$  output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating.  $\overline{\text{RESET}}$  can be used to drive power-on reset circuitry or as a low-battery indicator.

### REGULATOR PROTECTION

The TPS767D3xx PMOS-pass transistor has a built-in back-gate diode that safely conducts reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS767D3xx also features internal current limiting and thermal protection. During normal operation, the TPS767D3xx limits output current to approximately 1.7A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds +150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below +130°C (typ), regulator operation resumes.

## POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{Dmax}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{Dmax}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{Dmax} = \frac{T_{Jmax} - T_A}{R_{\theta JA}} \quad (3)$$

Where:

- $T_{Jmax}$  is the maximum allowable junction temperature.
- $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, that is, 28°C/W for the 28-terminal PWP with no airflow.
- $T_A$  is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

## Revision History

Changes from Revision F (February 2008) to Revision G	Page
• Changed Corrected symbol for FB current in <i>Electrical Characteristics</i> .....	3

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS767D301PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D301	<a href="#">Samples</a>
TPS767D301PWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D301	<a href="#">Samples</a>
TPS767D301PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D301	<a href="#">Samples</a>
TPS767D301PWPRG4	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D301	<a href="#">Samples</a>
TPS767D318PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D318	<a href="#">Samples</a>
TPS767D318PWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D318	<a href="#">Samples</a>
TPS767D318PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D318	<a href="#">Samples</a>
TPS767D325PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D325	<a href="#">Samples</a>
TPS767D325PWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D325	<a href="#">Samples</a>
TPS767D325PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS767D325	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**OTHER QUALIFIED VERSIONS OF TPS767D3 :**

- Automotive: [TPS767D3-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS767D301PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS767D318PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS767D325PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS767D301PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
TPS767D318PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0
TPS767D325PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0


## GENERIC PACKAGE VIEW

**PWP 28**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224765/A

# MECHANICAL DATA

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA


## PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206332-34/AO 01/16

NOTE: A. All linear dimensions are in millimeters  
 $\triangle B$ . Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated