











UCC27324-Q1

SLUS678C -MARCH 2008-REVISED JUNE 2018

# UCC27324-Q1 Dual 4-A Peak High-Speed Low-Side Power MOSFET Driver

#### **Features**

- **Qualified for Automotive Applications**
- **Industry-Standard Pinout**
- High Current Drive Capability of ±4 A at the Miller Plateau Region
- Efficient Constant Current Sourcing Even at Low Supply Voltages
- TTL and CMOS-Compatible Inputs Independent of Supply Voltage
- 20-ns Typical Rise and 15-ns Typical Fall Times with 1.8-nF Load
- Typical Propagation Delay Times of 25 ns With Input Falling and 35 ns With Input Rising
- Supply Voltage of 4 V to 15 V
- Supply Current of 0.3 mA
- Dual Outputs Can Be Paralleled for Higher Drive
- Rated From  $T_J = -40^{\circ}\text{C}$  to 125°C
- TrueDrive™ Output Architecture Using Bipolar and CMOS Transistors in Parallel

### **Applications**

- Switch-Mode Power Supplies
- **DC-DC Converters**
- Motor Controllers
- Line Drivers
- Class D Switching Amplifiers

### 3 Description

The UCC27324-Q1 high-speed dual-MOSFET driver can deliver large peak currents into capacitive loads. Using a design that inherently minimizes shootthrough current, these drivers deliver 4 A of current where it is needed most, at the Miller plateau region during the MOSFET switching transition. A unique bipolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing and sinking at low supply voltages.


The device is offered in a standard SOIC-8 (D) package.

#### Device Information<sup>(1)</sup>

| PART NUMBER |             | PACKAGE  | BODY SIZE (NOM)   |  |  |
|-------------|-------------|----------|-------------------|--|--|
|             | UCC27324-Q1 | SOIC (8) | 4.90 mm × 3.91 mm |  |  |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### **Block Diagram**





### **Table of Contents**

| 1 | Features 1   |    | 7.2 Functional Block Diagram                     | 8  |
|---|--|----|--|----|
| 2 | Applications 1                                       |    | 7.3 Feature Description                          | 8  |
| 3 | Description 1  |    | 7.4 Device Functional Modes                      | 9  |
| 4 | Revision History2                                    | 8  | Application and Implementation                   | 10 |
| 5 | Pin Configuration and Functions3                     |    | 8.1 Application Information                      | 10 |
| 6 | Specifications4                                      |    | 8.2 Typical Application                          | 11 |
| • | 6.1 Absolute Maximum Ratings                         | 9  | Power Supply Recommendations                     | 14 |
|   | 6.2 ESD Ratings                                      | 10 | Layout   | 15 |
|   | 6.3 Recommended Operating Conditions                 |    | 10.1 Layout Guidelines                           | 15 |
|   | 6.4 Thermal Information                              |    | 10.2 Layout Example                              | 16 |
|   | 6.5 Overall Electrical Characteristics               |    | 10.3 Thermal Considerations                      | 16 |
|   | 6.6 Power Dissipation Characteristics                | 11 | Device and Documentation Support                 | 17 |
|   | 6.7 Input (INA, INB) Electrical Characteristics      |    | 11.1 Documentation Support                       | 17 |
|   | 6.8 Output (OUTA, OUTB) Electrical Characteristics 5 |    | 11.2 Community Resource                          | 17 |
|   | 6.9 Switching Characteristics5                       |    | 11.3 Trademarks                                  | 17 |
|   | 6.10 Typical Characteristics 7                       |    | 11.4 Electrostatic Discharge Caution             | 17 |
| 7 | Detailed Description 8                               |    | 11.5 Glossary                                    | 17 |
| - | 7.1 Overview   | 12 | Mechanical, Packaging, and Orderable Information | 17 |

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI | hanges from Revision B (September 2015) to Revision C   | Page |
|----|---|------|
| •  | Changed Figures 8,10,11 to show non-inverting device internally   |      |
| CI | hanges from Revision A (April 2012) to Revision B   | Page |
| •  | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section |      |
| •  | Deleted UCC27323-Q1 (dual inverting) and UCC27325-Q1 (one inverting, one noninverting) devices from the data sheet  | 1    |
| •  | Deleted reference to MSOP-PowerPAD and PDIP packages for UCC27324-Q1 device   | 1    |
| •  | Deleted the Ordering Information table  | 1    |
|    | Deleted Dissipation Ratings table   |      |


Submit Documentation Feedback

Copyright © 2008–2018, Texas Instruments Incorporated

Added  $T_A = T_J$  to header of Overall Electrical Characteristics table. 4
Added an extra paragraph before Figure 5. 14



# 5 Pin Configuration and Functions



NC - No internal connection

#### **Pin Functions**

| PIN |                 | 1/0 | DESCRIPTION  |  |  |  |  |  |
|-----|-----------------|-----|--|--|--|--|--|--|
| NO. | NAME            | 1/0 | DESCRIPTION  |  |  |  |  |  |
| 1   | NC              | _   | No connection. Should be grounded.   |  |  |  |  |  |
| 2   | INA             | I   | Input A. Input signal of the A driver. Has logic-compatible threshold and hysteresis. If not used, this input should be tied to either $V_{\text{DD}}$ or GND. It should not be left floating. |  |  |  |  |  |
| 3   | GND             | _   | Common ground. Should be connected very closely to the source of the power MOSFET that the driver is driving.  |  |  |  |  |  |
| 4   | INB             | I   | Input B. Input signal of the B driver. Has logic-compatible threshold and hysteresis. If not used, this input should be tied to either $V_{DD}$ or GND. It should not be left floating.        |  |  |  |  |  |
| 5   | OUTB            | 0   | Driver output B. The output stage can provide 4-A drive current to the gate of a power MOSFET.   |  |  |  |  |  |
| 6   | V <sub>DD</sub> | ı   | Supply. Supply voltage and the power input connection for this device.   |  |  |  |  |  |
| 7   | OUTA            | 0   | Driver output A. The output stage can provide 4-A drive current to the gate of a power MOSFET.   |  |  |  |  |  |
| 8   | NC              | _   | No connection. Should be grounded.   |  |  |  |  |  |



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

|                   |                                      |  | MIN  | MAX | UNIT |
|-------------------|--------------------------------------|--|------|-----|------|
| $V_{DD}$          | Supply voltage                       |  | -0.3 | 16  | V    |
|                   | Output current (OUTA, OUTB)          | DC, I <sub>OUT_DC</sub>                  |      | 0.3 | ^    |
| IO                |                                      | Pulsed (0.5 μs), I <sub>OUT_PULSED</sub> |      | 4.5 | A    |
| TJ                | Junction operating temperature       |  | -55  | 150 | °C   |
| T <sub>lead</sub> | Lead temperature                     |  |      | 300 | °C   |
| T <sub>stg</sub>  | Storage temperature, soldering, 10 s |  | -65  | 150 | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

|                    |                          |   | VALUE | UNIT |
|--------------------|--------------------------|---|-------|------|
| .,                 | Clastic static dischause | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±2000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge  | Charged-device model (CDM), per AEC Q100-011            | ±1000 | V    |

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|          |                | MIN | NOM | MAX | UNIT |
|----------|----------------|-----|-----|-----|------|
| $V_{DD}$ | Supply voltage | 4   |     | 15  | V    |

### 6.4 Thermal Information

|                      |  | UCC27324-Q1 |      |  |
|----------------------|--|-------------|------|--|
|                      | THERMAL METRIC <sup>(1)</sup>                | D (SOIC)    | UNIT |  |
|                      |  | 8 PINS      |      |  |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 113         | °C/W |  |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 61.7        | °C/W |  |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 53.2        | °C/W |  |
| ΨЈТ                  | Junction-to-top characterization parameter   | 16          | °C/W |  |
| ΨЈВ                  | Junction-to-board characterization parameter | 52.7        | °C/W |  |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | _           | °C/W |  |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Overall Electrical Characteristics

 $V_{CC}$  = 4.5 V to 15 V,  $T_A$  = -40°C to 125°C (unless otherwise noted),  $T_A$  =  $T_J$ 

| PARAMETER TEST CONDITIONS |                          | MIN        | TYP        | MAX | UNIT |     |    |
|---------------------------|--------------------------|------------|------------|-----|------|-----|----|
|                           | Static operating current | INA = 0 V  | INB = 0 V  |     | 2    | 80  | μΑ |
|                           |                          |            | INB = HIGH |     | 300  | 450 |    |
| I <sub>DD</sub>           |                          | INA = HIGH | INB = 0 V  |     | 300  | 450 |    |
|                           |                          |            | INB = HIGH |     | 600  | 800 |    |

<sup>2)</sup> All voltages are with respect to GND. Currents are positive into and negative out of the specified terminal.



### 6.6 Power Dissipation Characteristics

over operating free-air temperature range (unless otherwise noted)

|       | PARAMETER         | TEST CONDITIONS       | MIN | TYP | MAX | UNIT |
|-------|-------------------|-----------------------|-----|-----|-----|------|
| $P_D$ | Power dissipation | T <sub>A</sub> = 25°C |     | 650 | mW  | μΑ   |

#### 6.7 Input (INA, INB) Electrical Characteristics

 $V_{CC} = 4.5 \text{ V}$  to 15 V,  $T_{A} = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted)

| • 66     | · CC · · · · · · · · · · · · · · · · · |   |     |     |     |      |  |  |
|----------|--|---|-----|-----|-----|------|--|--|
|          | PARAMETER                              | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |  |  |
| $V_{IH}$ | Logic 1 input threshold                |   | 2   |     |     | V    |  |  |
| $V_{IL}$ | Logic 0 input threshold                |   |     |     | 1   | V    |  |  |
|          | Input current                          | $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$ | -10 | 0   | 10  | μΑ   |  |  |

### 6.8 Output (OUTA, OUTB) Electrical Characteristics

 $V_{CC} = 4.5 \text{ V}$  to 15 V.  $T_{A} = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted)

|                                      | PARAMETER  | TEST CONDITIONS                                   | T <sub>A</sub> | MIN | TYP | MAX | UNIT |
|--------------------------------------|--|---|----------------|-----|-----|-----|------|
|                                      | Output current (1) (2)                           | V <sub>DD</sub> = 14 V                            |                |     | 4   |     | Α    |
| $V_{OH}$                             | High-level output voltage                        | $V_{OH} = V_{DD} - V_{OUT}$ , $I_{OUT} = -10$ mA  |                |     | 300 | 450 | mV   |
| $V_{OL}$                             | Low-level output level                           | I <sub>OUT</sub> = 10 mA                          |                |     | 22  | 45  | mV   |
|                                      | Output registeres high(3)                        | 1 - 10 mA \/ - 14 \/                              | 25°C           | 25  | 30  | 35  | Ω    |
|                                      | Output resistance high (3)                       | $I_{OUT} = -10 \text{ mA}, V_{DD} = 14 \text{ V}$ | Full range     | 18  |     | 43  | 12   |
|                                      | Output registered law(3)                         | 10 m/s 1/ 14 1/                                   | 25°C           | 1.9 | 2.2 | 2.5 | 0    |
| Output resistance low <sup>(3)</sup> | $I_{OUT} = 10 \text{ mA}, V_{DD} = 14 \text{ V}$ | Full range  | 0.9            |     | 4   | Ω   |      |
|                                      | Latch-up protection <sup>(1)</sup>               |   |                | 500 |     |     | mA   |

<sup>(1)</sup> Specified by design

### 6.9 Switching Characteristics

 $V_{CC} = 4.5 \text{ V}$  to 15 V,  $T_A = -40^{\circ}\text{C}$  to 125°C (unless otherwise noted) (see Figure 1)

|                 | PARAMETER                          | TEST CONDITIONS            | MIN | TYP | MAX | UNIT |
|-----------------|------------------------------------|----------------------------|-----|-----|-----|------|
| $t_R$           | Rise time (OUTA, OUTB)             | C <sub>LOAD</sub> = 1.8 nF |     | 20  | 40  | ns   |
| $t_{F}$         | Fall time (OUTA, OUTB)             | C <sub>LOAD</sub> = 1.8 nF |     | 15  | 40  | ns   |
| t <sub>D1</sub> | Delay time, IN rising (IN to OUT)  | C <sub>LOAD</sub> = 1.8 nF |     | 25  | 40  | ns   |
| t <sub>D2</sub> | Delay time, IN falling (IN to OUT) | C <sub>LOAD</sub> = 1.8 nF |     | 35  | 50  | ns   |

<sup>(2)</sup> The pullup/pulldown circuits of the driver are bipolar and MOSFET transistors in parallel. The pulsed output current rating is the combined current from the bipolar and MOSFET transistors.

<sup>(3)</sup> The pullup/pulldown circuits of the driver are bipolar and MOSFET transistors in parallel. The output resistance is the R<sub>DS(ON)</sub> of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.





Figure 1. Switching Waveforms for Noninverting Driver



### 6.10 Typical Characteristics






### 7 Detailed Description

#### 7.1 Overview

The UCC27324-Q1 device represents Texas Instruments' latest generation of dual-channel, low-side, high-speed gate-driver devices featuring a 4-A source and sink capability. With industry leading switching characteristics, automotive qualification, and a host of other features shown on the first page, the UCC27324-Q1 provides an efficient, robust, and reliable solution to your high current low-side driver needs in automotive applications.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Input Stage

The input thresholds have a 3.3-V logic sensitivity over the full range of  $V_{DD}$  voltage, yet it is equally compatible with 0 V to  $V_{DD}$  signals.

The inputs of UCC27324-Q1 device are designed to withstand 500-mA reverse current without damage to the device or logic upset. The input stage of each driver should be driven by a signal with a short rise or fall time. This condition is satisfied in typical power-supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns). The input stages to the drivers function as a digital gate, and they are not intended for applications where a slow changing input voltage is used to generate a switching output when the logic threshold of the input section is reached. While this may not be harmful to the driver, the output of the driver may switch repeatedly at a high frequency.

Users should not attempt to shape the input signals to the driver in an attempt to slow down (or delay) the signal at the output. If limiting the rise or fall times to the power device is desired, limit the rise or fall times to the power device, then an external resistance can be added between the output of the driver and the load device, which is generally a power MOSFET gate. The external resistor also may help remove power dissipation from the device package, as discussed in the *Thermal Considerations* section.

Submit Documentation Feedback



#### **Feature Description (continued)**

#### 7.3.2 Output Stage

Noninverting outputs of the UCC27324-Q1 are intended to drive external N-channel MOSFETs.

Each output stage is capable of supplying  $\pm 4$ -A peak current pulses and swings to both  $V_{DD}$  and GND. The pullup and pulldown circuits of the driver are constructed of bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the  $R_{DS(ON)}$  of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor. Each output stage also provides a very low impedance to overshoot and undershoot, due to the body diode of the external MOSFET. This means that, in many cases, external Schottky-clamp diodes are not required.

The UCC27324-Q1 device delivers a 4-A gate drive when it is most needed during the MOSFET switching transition—at the Miller plateau region—providing improved efficiency gains. A unique bipolar and MOSFET hybrid output stage in parallel also allows efficient current sourcing at low supply voltages.

#### 7.4 Device Functional Modes

Table 1 lists the device functions.

**Table 1. Function Table** 

| INP | UTS | UCC27324-Q1<br>OUTPUTS |      |  |  |  |
|-----|-----|------------------------|------|--|--|--|
| INA | INB | OUTA                   | OUTB |  |  |  |
| L   | L   | L                      | L    |  |  |  |
| L   | Н   | L                      | Н    |  |  |  |
| Н   | L   | Н                      | L    |  |  |  |
| Н   | Н   | Н                      | Н    |  |  |  |



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

High-frequency power supplies often require high-speed high-current drivers such as the UCC27324-Q1 device. A leading application is the need to provide a high-power buffer stage between the PWM output of the control device and the gates of the primary power MOSFET or IGBT switching devices. In other cases, the driver is used to drive the power device gates through a drive transformer. Synchronous rectification supplies must also simultaneously drive multiple devices, which can present an extremely large load to the control circuitry.

Drivers are used when using the primary PWM regulator to directly drive the switching devices is not feasible for one or more reasons. The PWM device may not have the brute drive capability required for the intended switching MOSFET, limiting the switching performance in the application. In other cases, minimizing the effect of high-frequency switching noise by placing the high-current driver physically close to the load may be necessary. Also, newer devices that target the highest operating frequencies may not incorporate onboard gate drivers at all. The PWM outputs are intended to drive only the high-impedance input to a driver such as the UCC27324-Q1. Finally, the control device may be under thermal stress because power dissipation, and an external driver can help by moving the heat from the controller to an external package.

#### 8.1.1 Parallel Outputs

The A and B drivers may be combined into a single driver by connecting the INA an INB inputs together and the OUTA and OUTB outputs together (respectively). Then, a single signal can control the paralleled combination as shown in Figure 7.




Figure 7. Combined Input and Output Configuration

Submit Documentation Feedback

Copyright © 2008–2018, Texas Instruments Incorporated



#### 8.2 Typical Application




Figure 8. Typical Application Schematic

#### 8.2.1 Design Requirements

When selecting the proper gate driver device for an end application, some design considerations must be evaluated first to make the most appropriate selection. These design considerations include  $V_{DD}$ , drive current, and power dissipation.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Propagation Delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27324-Q1 device features fast 25-ns propagation delays which ensures very little pulse distortion and allows operation at high frequencies. See the *Switching Characteristics* table for the propagation and switching characteristics of the UCC27324-Q1 device.

#### 8.2.2.2 Source and Sink Capabilities During Miller Plateau

Large power MOSFETs present a large load to the control circuitry. Proper drive is required for efficient, reliable operation. The UCC27324-Q1 drivers have been optimized to provide maximum drive to a power MOSFET during the Miller plateau region of the switching transition. This interval occurs while the drain voltage is swinging between the voltage levels dictated by the power topology, requiring the charging or discharging of the drain-gate capacitance with current supplied or removed by the driver.

Two circuits are used to test the current capabilities of the UCC27324-Q1 driver. In each case, external circuitry is added to clamp the output near 5 V while the device is sinking or sourcing current. An input pulse of 250 ns is applied at a frequency of 1 kHz in the proper polarity for the respective test. In each test, there is a transient period when the current peaked up and then settled down to a steady-state value. The noted current measurements are made at a time of 200 ns after the input pulse is applied, after the initial transient.

The circuit in Figure 9 is used to verify the current sink capability when the output of the driver is clamped at approximately 5 V, a typical value of gate-source voltage during the Miller plateau region. The UCC27324-Q1 is found to sink 4.5 A at  $V_{DD} = 15$  V and 4.28 A at  $V_{DD} = 12$  V.

#### **Typical Application (continued)**




Figure 9. Current Sink Test Circuit

The circuit in Figure 10 is used to test the current source capability with the output clamped to approximately 5 V with a string of Zener diodes. The UCC27324-Q1 device can source 4.8 A at  $V_{DD}$  = 15 V and 3.7 A at  $V_{DD}$  = 12 V.




Figure 10. Current Source Test Circuit

### **NOTE**

The current-sink capability is slightly stronger than the current source capability at lower  $V_{DD}$  because of the differences in the structure of the bipolar-MOSFET power output section, where the current source is a P-channel MOSFET and the current sink has an N-channel MOSFET.

Submit Documentation Feedback



#### **Typical Application (continued)**

In a large majority of applications, the fact that the turn-off capability of a driver is stronger than the turn-on capability is advantageous which helps to ensure that the MOSFET is held off during common power-supply transients that may turn the device back on.

#### 8.2.2.3 Supply Voltage $(V_{DD})$

Although quiescent  $V_{DD}$  current is very low, total supply current is higher, depending on the OUTA and OUTB current and the programmed oscillator frequency. The total  $V_{DD}$  current is the sum of quiescent  $V_{DD}$  current and the average OUT current. With the known operating frequency and the MOSFET gate charge  $(Q_g)$ , use Equation 1 to calculate the average OUT current.

$$I_{OUT} = Q_{\alpha} \times f$$

where

For the best high-speed circuit performance, two  $V_{DD}$  bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1- $\mu F$  ceramic capacitor must be located closest to the  $V_{DD}$  to ground connection. In addition, a larger capacitor (such as 1- $\mu F$ ) with relatively low ESR must be connected in parallel, to help deliver the high current peaks to the load. The parallel combination of capacitors must present a low impedance characteristic for the expected current levels in the driver application

#### 8.2.2.4 Drive Current and Power Requirements

The UCC27324-Q1 drivers are capable of delivering 4 A of current to a MOSFET gate for a period of several hundred nanoseconds. High peak current is required to quickly turn on the device. Then, to turn off the device, the driver is required to sink a similar amount of current to ground. This repeats at the operating frequency of the power device. A MOSFET is used in this discussion, because it is the most common type of switching device used in high-frequency power-conversion equipment.

Reference [1] in the *Related Documentation* section discuss the current required to drive a power MOSFET and other capacitive-input switching devices and includes information on the previous generation of bipolar gate drivers.

When a driver is tested with a discrete capacitive load, calculating the power that is required from the bias supply is fairly simple. Use Equation 2 to calculate the energy that must be transferred from the bias supply to charge the capacitor.

 $E = \frac{1}{2}CV^2$ 

where

- · C is the load capacitor
- · V is the bias voltage feeding the driver

(2)

An equal amount of energy transferred to ground when the capacitor is discharged which leads to power loss. Use Equation 3 to calculate this power loss.

$$P = 2 \times \frac{1}{2}CV^2f$$

where

This power is dissipated in the resistive elements of the circuit. Thus, with no external resistor between the driver and gate, this power is dissipated inside the driver. Half of the total power is dissipated when the capacitor is charged, and the other half is dissipated when the capacitor is discharged. An actual example using the conditions of the previous gate drive waveform should help clarify this.

Use Equation 4 to calculate the power loss with the following values:  $V_{DD} = 12 \text{ V}$ ,  $C_{LOAD} = 10 \text{ nF}$ , and f = 300 kHz.

$$P = 10 \text{ nF} \times (12)^2 \times (300 \text{ kHz}) = 0.432 \text{ W}$$
(4)

For a 12-V supply, use Equation 5 to calculate the current

$$I = P / V = 0.432 \text{ W} / 12 \text{ V} = 0.036 \text{ A}$$
 (5)

Submit Documentation Feedback
Product Folder Links: UCC27324-Q1

### **Typical Application (continued)**

The actual current measured from the supply was 0.037 A, which is very close to the predicted value. But, the  $I_{DD}$  current that is due to the internal consumption should be considered. With no load, the current draw is 0.0027 A. Under this condition, the output rise and fall times are faster than with a load. This could lead to an almost insignificant, yet measurable current due to cross-conduction in the output stages of the driver. However, these small current differences are buried in the high-frequency switching spikes and are beyond the measurement capabilities of a basic lab setup. The measured current with 10-nF load is reasonably close to the expected value.

The switching load presented by a power MOSFET can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain of the device between the on and off states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge  $Q_g$ , one can determine the power that must be dissipated when charging a capacitor. Use Equation 6 and the equivalence  $Q_g = \text{CeffV}$  to calculate this power.

$$P = C \times V^2 \times f = V \times Q_n \times f \tag{6}$$

Equation 6 allows a power designer to calculate the bias power required to drive a specific MOSFET gate at a specific bias voltage.

#### 8.2.3 Application Curve

Figure 11 shows the circuit performance achievable with a single driver (half of the 8-pin device) driving a 10-nF load. The input pulse width (not shown) is set to 300 ns to show both transitions in the output waveform. The rising and falling edges of the switching waveforms are fairly linear which is because of the constant output current characteristic of the driver as opposed to the resistive output impedance of traditional MOSFET-based gate drivers.

Sink and source currents of the driver are dependent upon the  $V_{DD}$  value and the output capacitive load. The larger the  $V_{DD}$  value the higher the current capability, and the larger the capacitive load the higher the current sink/source capability. Trace resistance and inductance, including wires and cables for testing, slows down the rise and fall times of the outputs which reduces the current capabilities of the driver. To achieve higher current results, reduce resistance and inductance on the board as much as possible and increase the capacitive output load value to swap out the effect of the inductance values.




Figure 11. Single Driver With 10-nF Load, 300-ns Pulse-Width Input

#### 9 Power Supply Recommendations

The bias supply voltage range for which the UCC27324-Q1 device is rated to operate is from 4 V to 15 V. A quiet, robust power supply capable of delivering at least 4 A should be used to ensure proper operation of the device.



### 10 Layout

#### 10.1 Layout Guidelines

For the best high-speed circuit performance, two  $V_{DD}$  bypass capacitors are recommended to prevent noise problems. The use of surface-mount components is highly recommended. A 0.1- $\mu$ F ceramic capacitor should be located closest to the  $V_{DD}$  to ground connection. In addition, a larger capacitor (such as 1- $\mu$ F) with relatively low ESR should be connected in parallel, to help deliver the high current peaks to the load. The parallel combination of capacitors should present a low-impedance characteristic for the expected current levels in the driver application.

In a power driver operating at high frequency, it is a significant challenge to get clean waveforms without much overshoot/undershoot and ringing. The low output impedance of these drivers produces waveforms with high  $\Delta i/\Delta t$ . This tends to induce ringing in the parasitic inductances. Utmost care must be used in the circuit layout. It is advantageous to connect the driver as close as possible to the leads. The driver layout has ground on the opposite side of the output, so the ground should be connected to the bypass capacitors and the load with copper trace as wide as possible. These connections also should be made with a small enclosed loop area to minimize the inductance.

PCB layout is a critical step in the production process in high-current fast-switching circuits to ensure appropriate operation and design robustness. The UCC27324-Q1 MOSFET driver is capable of delivering large current peaks with rapid rise and fall times at the gate of a power MOSFET to facilitate voltage transitions quickly. At higher V<sub>DD</sub> voltages, the peak current capability is even higher. High di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled.

- Locate the driver device as close as possible to the power device in order to minimize the length of highcurrent traces between the output pins and the gate of the MOSFET being driven.
- Locate the V<sub>DD</sub> bypass capacitors between V<sub>DD</sub> and GND as close as possible to the driver with minimal trace length to improve the noise filtering. Place these capacitors as close to each other as is allowed, as shown by C1 and C2 in Figure 12 which ensures minimal trace inductance and gives the effect of a *capacitor bank*. These capacitors support high peak current being drawn from V<sub>DD</sub> during turn-on of the power MOSFET. The use of low inductance surface mount components is highly recommended.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of
  the driver is connected the other circuit nodes such as the source of the power MOSFET and ground of the
  PWM controller at one single point. The connected paths must be as short as possible to reduce inductance
  and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals
  during transition. The ground plane must not be a conduction path for any current loop. Instead, the ground
  plane must be connected to the star-point with one single trace to establish the ground potential. In addition
  to noise shielding, the ground plane can help with thermal protection.
- Tie pins 1 and 8 to GND to eliminate any chance of noise causing malfunction on a floating node.



#### 10.2 Layout Example




Figure 12. UCC27324-Q1 Layout Example

#### 10.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the package. For a power driver to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCC27324-Q1 device of drivers is available in three different packages to cover a range of application requirements.

As shown in *Thermal Information*, the SOIC-8 (D) package has power ratings of approximately 0.5 W at  $T_A = 70^{\circ}\text{C}$ . This limit is imposed in conjunction with the power derating factor also given in the table. Note that the power dissipation in our earlier example is 0.432 W with a 10-nF load, 12-V  $V_{DD}$ , switched at 300 kHz. Thus, only one load of this size could be driven using the D or P package, even if the two onboard drivers are paralleled. The difficulties with heat removal limit the drive available in the older packages.

Submit Documentation Feedback



## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Practical Considerations in High Performance MOSFET, IGBT and MCT Gate Drive Circuits, Bill Andreycak, SLUA105
- 2. PowerPAD Thermally Enhanced Package, SLMA002
- 3. PowerPAD Made Easy, SLMA004

#### 11.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

TrueDrive, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

www.ti.com

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| UCC27324QDRQ1    | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | NIPDAU           | Level-1-260C-UNLIM | -40 to 125   | 27324Q               | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC27324-Q1:



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 27-Jun-2018

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |   |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| UCC27324QDRQ1 | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.5                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Jun-2018



#### \*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UCC27324QDRQ1 | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated