

# Octal Ultrasound Analog Front End

# Data Sheet **[AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**8 channels of LNA, VGA, AAF, ADC, and digital RF decimator Low power: 150 mW per channel, TGC mode, 40 MSPS; 62.5 mW per channel, CW mode; <30 mW in power-down Time gain compensation (TGC) channel input referred noise: 0.82 nV/√Hz, maximum gain Flexible power-down modes Fast recovery from low power standby mode: <2 μs Low noise preamplifier (LNA) Input referred noise voltage: 0.78 nV/√Hz, gain = 21.6 dB Programmable gain: 15.6 dB/17.9 dB/21.6 dB 0.1 dB compression: 1.00 V p-p/ 0.75 V p-p/0.45 V p-p Flexible active input impedance matching Variable gain amplifier (VGA) Attenuator range: 45 dB, linear in dB gain control Postamplifier gain (PGA): 21 dB/24 dB/27 dB/30 dB Antialiasing filter (AAF) Programmable second-order low-pass filter (LPF) from 8 MHz to 18 MHz or 13.5 MHz to 30 MHz and high-pass filter (HPF) Analog-to-digital converter (ADC) Signal-to-noise ratio (SNR): 75 dB, 14 bits up to 125 MSPS Configurable serial low voltage differential signaling (LVDS) Continuous wave (CW) Doppler mode harmonic rejection I/Q demodulator Individual programmable phase rotation Dynamic range per channel: >160 dBFS/√Hz Close in SNR: 156 dBc/√Hz, 1 kHz offset, −3 dBFS input Radio frequency (RF) digital HPF and decimation by 2 10 mm × 10 mm, 144-ball CSP\_BGA**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Medical imaging/ultrasound Nondestructive Testing (NDT)**

#### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) is designed for low cost, low power, small size, and ease of use for medical ultrasound. It contains eight channels of a VGA with an LNA, a CW harmonic rejection I/Q demodulator with programmable phase rotation, an AAF, an ADC, a digital HPF, and RF decimation by 2.

Each channel features a maximum gain of up to 52 dB, a fully differential signal path, and an active input preamplifier termination. The channel is optimized for high dynamic performance and low power in applications where a small package size is critical.

The LNA has a single-ended to differential gain that is selectable through the serial port interface (SPI). Assuming a 15 MHz noise bandwidth (NBW) and a 21.6 dB LNA gain, the LNA input SNR is 94 dB. In CW Doppler mode, each LNA output drives an I/Q demodulator that has independently programmable phase rotation with 16 phase settings.

Power-down of individual channels is supported to increase battery life for portable applications. Standby mode allows quick power-up for power cycling. In CW Doppler operation, the VGA, AAF, and ADC are powered down. The ADC contains several features designed to maximize flexibility and minimize system cost, such as a programmable clock, data alignment, and programmable digital test pattern generation. The digital test patterns include built in fixed patterns, built in pseudorandom patterns, and custom user defined test patterns entered via the SPI.

#### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9674.pdf&product=AD9674&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are theproperty of their respective owners.**

## **TABLE OF CONTENTS**



## 

#### <span id="page-1-0"></span>**REVISION HISTORY**

1/16-Revision A: Initial Version

11293-001

## <span id="page-2-0"></span>FUNCTIONAL BLOCK DIAGRAM



## <span id="page-3-0"></span>**SPECIFICATIONS**

### <span id="page-3-1"></span>**AC SPECIFICATIONS**

AVDD1 = 1.8 V, AVDD2 = 3.0 V, DVDD = 1.4 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, full temperature range (0°C to 85°C),  $f_{IN} = 5$  MHz, local oscillator (LO) band mode,  $R_S = 50 \Omega$ ,  $R_{FB} = \infty$  (unterminated), LNA gain = 21.6 dB, LNA bias = midhigh, programmable gain amplifier (PGA) gain = 27 dB, analog gain control, V<sub>GAIN</sub> = (GAIN+) – (GAIN−) = 1.6 V, AAF LPF cutoff = f<sub>SAMPLE</sub>/3 in Mode I<sup>1</sup>/Mode II,<sup>1</sup> AAF LPF cutoff =  $f_{SAMPLE}/4.5$  in Mode III<sup>1</sup>/Mode IV,<sup>1</sup> HPF cutoff = LPF cutoff/12.00, Mode I<sup>1</sup> =  $f_{SAME}$  = 40 MSPS, Mode II<sup>1</sup> =  $f_{SAME}$  = 65 MSPS, Mode  $III^1 = f_{SAMPLE} = 80$  MSPS, Mode IV<sup>1</sup> =  $f_{SAMPLE} = 125$  MSPS, RF decimator bypassed, digital filter bypassed, and low power LVDS mode, unless otherwise noted. All gain setting options are listed, which can be configured via SPI registers, and all power supply currents and power dissipations are listed for the four mode settings (Mode I, Mode II, Mode III, and Mode IV).<sup>1</sup>





<span id="page-5-0"></span>

<sup>1</sup> The ADC speed modes depending on the encoding clock rate.

<sup>2</sup> For a complete set of definitions and information about how these tests were completed, see th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD9674.pdf) *Understanding High Speed ADC Testing and Evaluation*.  $^3$  The slashes mean that the four different power and current values are listed for the four different modes (Mode I, Mode II, Mode III, Mode III, Mode IV).

<sup>4</sup> The overrange condition is specified as 6 dB more than the full-scale input range.

 $^5$  The internal LO frequency, f.o, is generated from the supplied multiplier local oscillator frequency, f $_{\rm MLO}$ , by dividing it up by a configurable divider value (M) that can be 4, 8, or 16; the MLO signal is named 4LO, 8LO, or 16LO, accordingly.

### <span id="page-6-0"></span>**DIGITAL SPECIFICATIONS**

AVDD1 = 1.8 V, AVDD2 = 3.0 V, DVDD = 1.4 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, full temperature range (0°C to 85°C), unless otherwise noted.



<sup>1</sup> For a complete set of definitions and information about how these tests were completed, see th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD9674.pdf) *Understanding High Speed ADC Testing and Evaluation*. <sup>2</sup> Specified for LVDS and LVPECL only.<br><sup>3</sup> Specified for 13 SDIO pins sharing the same connection.

### <span id="page-7-0"></span>**SWITCHING SPECIFICATIONS**

AVDD1 = 1.8 V, AVDD2 = 3.0 V, DVDD = 1.4 V, DRVDD = 1.8 V, full temperature range (0°C to 85°C), RF decimator bypassed, and digital HPF bypassed, unless otherwise noted.



<sup>1</sup> For a complete set of definitions and information about how these tests were completed, see the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*.<br><sup>2</sup> The clock can be adjusted via the SPI.

<span id="page-7-1"></span><sup>3</sup> Mode III must have the RF decimator enabled, unless DVDD runs at 1.8 V and 12-bit mode is configured.<br><sup>4</sup> Mode IV must have the RF decimator enabled.

<sup>5</sup> Measurements were made using the device soldered to FR-4 material.<br><sup>6</sup> t<sub>SAMPLE</sub>/7 is based on the number of bits (14) divided by 2 because the interface uses DDR sampling.

 $^7$  t<sub>SAMPLE</sub>/28 is based on the number of bits (14) multiplied by 2 because the delays are based on half duty cycles.

11293-002

11293-004

<span id="page-8-0"></span>

<span id="page-8-2"></span><span id="page-8-1"></span>

*Figure 4. CW Doppler Mode Input MLO±, Continuous Synchronous RESET± Timing, Sampled on the Falling MLO± Edge, 8LO Mode*



## <span id="page-10-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 4.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-10-1"></span>**THERMAL IMPEDANCE**

#### **Table 5.**



<sup>1</sup> Results are from simulations. The printed circuit board (PCB) is JEDEC multilayer. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine whether they are similar to those assumed in these calculations.

#### <span id="page-10-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

11293-005

11293-005

## <span id="page-11-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### *Figure 7. Pin Configuration* **2 4 6 8 10 12 1 3 5 7 9 11**  $00000000000000$ **A**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **B**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **C**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **D E**  $00000000000000$  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **F**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **G**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **H J**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **K**  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **L**  $0 0 0 0 0 0 0 0 0 0 0 0 0$  $0 0 0 0 0 0 0 0 0 0 0 0 0$ **M** es<br> **TOP VIEW**<br>
(Not to Scale)

#### *Figure 8. CSP\_BGA Pin Location*

**Table 6. Pin Function Descriptions** 

Pin No.	<b>Mnemonic</b>	<b>Description</b>	
B5, B6, B8, C5 to C8, D5 to D8, E1, E5 to	<b>GND</b>	Ground. Tie to a quiet analog ground.	
E8, E12, F2, F4, F6, F7, F9, F11, G1, G3,			
G5 to G8, G10, G12, H3 to H6, J4, K1,			
K2, K4, M1, M12			
F1, F3, F5, F8, F10, F12, G2, G9	AVDD1	1.8 V Analog Supply.	
G4, G11	<b>DVDD</b> AVDD <sub>2</sub>	1.4 V/1.8 V Digital Supply.	
E2 to E4, E9 to E11, J6, K6 B7	<b>CLNA</b>	3.0 V Analog Supply. <b>LNA External Capacitor.</b>	
L1, L12	<b>DRVDD</b>	1.8 V Digital Output Driver Supply.	
C1	LO-E	LNA Analog Inverted Output for Channel E.	
D <sub>1</sub>	LOSW-E	LNA Analog Switched Output for Channel E.	
A1	$LI-E$	LNA Analog Input for Channel E.	
<b>B1</b>	$LG-E$	LNA Ground for Channel E.	
C <sub>2</sub>	LO-F	LNA Analog Inverted Output for Channel F.	
D <sub>2</sub>	LOSW-F	LNA Analog Switched Output for Channel F.	
A <sub>2</sub>	LI-F	LNA Analog Input for Channel F.	
<b>B2</b>	$LG-F$	LNA Ground for Channel F.	
C <sub>3</sub>	$LO-G$	LNA Analog Inverted Output for Channel G.	
D <sub>3</sub>	LOSW-G	LNA Analog Switched Output for Channel G.	
A3	$LI-G$	LNA Analog Input for Channel G.	
B <sub>3</sub>	$LG-G$	LNA Ground for Channel G.	
C <sub>4</sub>	LO-H	LNA Analog Inverted Output for Channel H.	
D <sub>4</sub>	LOSW-H	LNA Analog Switched Output for Channel H.	
A4	$LI-H$	LNA Analog Input for Channel H.	
B4	LG-H	LNA Ground for Channel H.	
H1	$CLK-$	Clock Input Complement.	
J1	$CLK+$	Clock Input True.	
H <sub>2</sub>	TX_TRIG-	Transmit Trigger Complement.	
J2	TX_TRIG+	Transmit Trigger True.	
H11	ADDR0	Chip Address Bit 0.	
H <sub>10</sub>	ADDR1	Chip Address Bit 1.	
H9	ADDR2	Chip Address Bit 2.	
H8	ADDR3	Chip Address Bit 3.	
H7	ADDR4	Chip Address Bit 4.	
M <sub>2</sub>	DOUTH-	ADC Channel H Digital Output Complement.	
L <sub>2</sub>	DOUTH+	ADC Channel H Digital Output True.	
M3	DOUTG-	ADC Channel G Digital Output Complement.	
L <sub>3</sub>	DOUTG+	ADC Channel G Digital Output True.	
M4	DOUTF-	ADC Channel F Digital Output Complement.	
L4	DOUTF+	ADC Channel F Digital Output True.	
M <sub>5</sub>	DOUTE-	ADC Channel E Digital Output Complement.	
L5	DOUTE+	ADC Channel E Digital Output True.	
M6	DCO-	Digital Clock Output Complement.	
L6	$DCO+$	Digital Clock Output True.	
M7	$FCO-$	Frame Clock Digital Output Complement.	
L7	FCO+	Frame Clock Digital Output True.	
M8	DOUTD-	ADC Channel D Digital Output Complement.	
L8	DOUTD+	ADC Channel D Digital Output True.	
M <sub>9</sub>	DOUTC-	ADC Channel C Digital Output Complement.	
L9	DOUTC+	ADC Channel C Digital Output True.	
M10	DOUTB-	ADC Channel B Digital Output Complement.	
L10	DOUTB+	ADC Channel B Digital Output True.	
M11	DOUTA-	ADC Channel A Digital Output Complement.	



## <span id="page-14-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

### <span id="page-14-1"></span>**TGC MODE**

Mode I =  $f_{SAMPLE}$  = 40 MSPS,  $f_{IN}$  = 5 MHz, LO band mode, R<sub>S</sub> = 50  $\Omega$ , R<sub>FB</sub> =  $\infty$  (unterminated), LNA gain = 21.6 dB, LNA bias = midhigh, PGA gain = 27 dB, VGAIN = (GAIN+) – (GAIN−) = 1.6 V, AAF LPF cutoff = f<sub>SAMPLE</sub>/3, HPF cutoff = LPF cutoff/12 (default), RF decimator bypassed, and digital HPF bypassed, unless otherwise noted.







*Figure 14. Gain Matching Histogram, VGAIN = 1.2 V*



*Figure 15. Short-Circuit, Input Referred Noise vs. Frequency*



*Figure 16. Short-Circuit, Output Referred Noise vs. Channel Gain, PGA Gain = 21 dB, VGAIN = 1.6 V* 



*Figure 17. SNR vs. Channel Gain and PGA Gain, AOUT = −1.0 dBFS*











*Figure 20. AAF Pass-Band Response, LPF Cutoff = 1*  $\times$  *(1/3)*  $\times$  *f<sub>SAMPLE</sub>, HPF = LPF Cutoff/12*



*Figure 21. Second-Order and Third-Order Harmonic Distortion vs. Input Frequency, AOUT = −1.0 dBFS* 



*Figure 22. Second-Order Harmonic Distortion vs. Channel Gain, AOUT = −1.0 dBFS* 



*Figure 23. Third-Order Harmonic Distortion vs. Channel Gain, AOUT = −1.0 dBFS* 



*Figure 24. Second-Order Harmonic Distortion vs. ADC Output Level (Α<sub>ΟυΤ</sub>)* 





*Figure 25. Third-Order Harmonic Distortion vs. ADC Output Level (Α<sub>ΟυΤ</sub>)* 

*Figure 26. TGC Path Phase Noise, LNA Gain = 21.6 dB, PGA Gain = 27 dB, VGAIN = 0 V*



*Figure 27. LNA Input Impedance Magnitude and Phase, Unterminated*







*Figure 30. Noise Figure vs. Frequency, RS = RIN = 100Ω, LNA Gain = 17.9 dB, PGA Gain = 30 dB, VGAIN = 1.6 V*

### <span id="page-18-0"></span>**CW DOPPLER MODE**

 $f_{IN} = 5$  MHz,  $f_{LO} = 20$  MHz, 4LO mode,  $R_S = 50 \Omega$ , LNA gain = 21.6 dB, LNA bias = midhigh, all CW channels enabled, phase rotation = 0°.



<span id="page-19-0"></span>



<span id="page-19-2"></span>Each channel of th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) contains both a TGC signal path and a CW Doppler signal path. Common to both signal paths, the LNA provides four user adjustable input impedance termination options for matching different probe impedances. The CW Doppler path includes an I/Q demodulator with the programmable phase rotation needed for analog beamforming. The TGC path includes a differential X-AMP® VGA, an antialiasing filter, an ADC, and a digital HPF and RF decimator[. Figure 33](#page-19-2) shows a simplified block diagram with the external components.

### <span id="page-19-1"></span>**TGC OPERATION**

ADC 0

The system gain is distributed as listed i[n Table 7.](#page-19-3)



<span id="page-19-3"></span>**Table 7. Channel Analog Gain Distribution**

<sup>1</sup>The slashes represent the LNA and PGA gain settings that can change using SPI registers.

Each LNA output is dc-coupled to a VGA input. The VGA consists of an attenuator with a −45 dB to 0 dB range followed by an amplifier with 21 dB, 24 dB, 27 dB, or 30 dB of gain. The X-AMP gain interpolation technique results in low gain error and uniform bandwidth; differential signal paths minimize distortion.

The linear in dB gain (law conformance) range of the TGC path is 45 dB. The slope of the gain control interface is 14 dB/V, and the gain control range is −1.6 V to +1.6 V. Equation 1 is the expression for the differential voltage, V<sub>GAIN</sub>, at the gain control interface. Equation 2 is the expression for the VGA attenuation,  $VGA<sub>ATT</sub>$ , as a function of V<sub>GAIN</sub>.

$$
V_{GAIN} \left( \mathbf{V} \right) = (GAIN+) - (GAIN-) \tag{1}
$$

$$
VGA_{ATT} (dB) = -14 (dB/V) \times (1.6 - V_{GAN})
$$
 (2)

The total channel gain can then be calculated as shown in Equation 3.

$$
Channel Gain (dB) = LNA_{GAN} + VGA_{ATT} + PGA_{GAN}
$$
 (3)

In its default condition, the LNA has a gain of 21.6 dB (12×), and the VGA postamplifier gain is 24 dB. If the voltage on the GAIN+ pin is 0 V and the voltage on the GAIN− pin is 1.6 V (45.1 dB attenuation), the total gain of the channel is 0.5 dB if the LNA input is unmatched. The channel gain is −5.5 dB if the LNA is matched to 50  $\Omega$  (R<sub>FB</sub> = 300  $\Omega$ ). However, if the voltage on the GAIN+ pin is 1.6 V and the voltage on the GAIN− pin is 0 V (0 dB attenuation), VGAATT is 0 dB. This results in a total gain of 45.3 dB through the TGC path if the LNA input is unmatched, or in a total gain of 39.3 dB, if the LNA input is matched. Similarly, if the LNA input is unmatched and has a gain of 21.6 dB ( $12\times$ ), and the VGA postamplifier gain is 30 dB, the channel gain is approximately 52 dB with 0 dB VGAATT.

In addition to the analog VGA attenuation described in Equation 2, the attenuation level can be digitally controlled in 3.5 dB increments. Equation 3 is still valid, and the value of  $VGA<sub>ATT</sub>$  is equal to the attenuation level set in Address 0x011, Bits[7:4].

#### *Low Noise Amplifier (LNA)*

Good system sensitivity relies on a proprietary ultralow noise LNA at the beginning of the signal chain, which minimizes the noise contribution in the following VGA. Active impedance control optimizes noise performance for applications that benefit from input impedance matching.

The LNA input, LI-x, is capacitively coupled to the source. An on-chip bias generator establishes dc input bias voltages of approximately 2.2 V and centers the output common-mode levels at 1.5 V (AVDD2 divided by 2). A capacitor, C<sub>LG</sub>, of the same value as the input coupling capacitor, Cs, is connected from LG-x to ground.

The LNA supports three gain settings, 21.6 dB, 17.9 dB, or 15.6 dB, set through the SPI. Overload protection ensures quick recovery time from large input voltages.

Low value feedback resistors and the current driving capability of the output stage allow the LNA to achieve a low input referred noise voltage of 0.78 nV/ $\sqrt{Hz}$  (at a gain of 21.6 dB). On-chip resistor matching results in precise single-ended gains, which are critical for accurate impedance control. The use of a fully differential topology and negative feedback minimizes distortion. Low second-order harmonic distortion is particularly important in harmonic ultrasound imaging applications.

#### **Active Impedance Matching**

The LNA consists of a single-ended voltage gain amplifier with differential outputs; the negative output is externally available on two output pins (LO-x and LOSW-x) that are controlled via internal switches. This configuration allows active input impedance synthesis of three different impedance values (and an unterminated value) by connecting up to two external resistances in parallel and controlling the internal switch states via the SPI. For example, with a fixed gain of  $8 \times (17.9 \text{ dB})$ , an active input termination is synthesized by connecting a feedback resistor between the negative output pin, LO-x, and the positive input pin, LI-x. This well-known technique is used for interfacing multiple probe impedances to a single system. The input resistance calculation is shown in Equation 4.

$$
R_{IN} = \frac{(R_{FB1} + 20 \Omega) || (R_{FB2} + 20 \Omega) + 30 \Omega}{\left(1 + \frac{A}{2}\right)}
$$
(4)

where A/2 is the single-ended gain or the gain from the LI-x inputs to the LO-x outputs, RFB1 and RFB2 are the external feedback resistors, the 20  $\Omega$  is the internal switch on resistance, and the 30  $\Omega$ is an internal series resistance common to the two internal switches. R<sub>FB</sub> can equal to R<sub>FB1</sub>, R<sub>FB2</sub>, or  $(R_{FB1} + 20 \Omega)||(R_{FB2} + 20 \Omega)$ depending on the connection status of the internal switches.

Because the amplifier has a gain of  $8\times$  from its input to its differential output, it is important to note that the gain, A/2, is the gain from the LI-x pin to the LO-x pin, and that it is 6 dB less than the gain of the amplifier, or 12.1 dB (4×). The input resistance is reduced by an internal bias resistor of 6 k $\Omega$  in parallel with the source resistance connected to the LI-x pin and with the LG-x pin ac grounded. Equation 5 can be used to calculate the required  $R_{FB}$  for a desired  $R_{IN}$ , even for higher values of  $R_{IN}$ .

$$
R_{IN} = \frac{(R_{FB1} + 20 \Omega) || (R_{FB2} + 20 \Omega) + 30 \Omega}{\left(1 + \frac{A}{2}\right)} || 6 k \Omega
$$
 (5)

For example, to set R<sub>IN</sub> to 200  $\Omega$  with a single-ended LNA gain of 12.1 dB (4×), the value of R<sub>FB</sub> from Equation 4 must be 950  $\Omega$ while the switch for R<sub>FB2</sub> is open. If the more accurate equation (Equation 5) is used to calculate R<sub>IN</sub>, the value is then 194  $\Omega$ instead of 200  $Ω$ , resulting in a gain error of less than 0.27 dB. Some factors, such as the presence of a dynamic source resistance, may influence the absolute gain accuracy more significantly.

At higher frequencies, the input capacitance of the LNA must be considered. The user must determine the level of matching accuracy and adjust R<sub>FB</sub> accordingly.

RFB is the resulting impedance of the RFB1 and RFB2 combination (see [Figure 33\)](#page-19-2). Using Address 0x02C in the SPI memory, th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) can be programmed for four impedance matching options: three active terminations and one unterminated option[. Table 8](#page-20-0) shows an example of how to select R<sub>FB1</sub> and R<sub>FB2</sub> for R<sub>IN</sub> = 66 Ω, 100 Ω, and 200  $\Omega$  input impedances for an LNA gain = 21.6 dB (12×).

<span id="page-20-0"></span>**Table 8. Active Termination Example for LNA Gain = 21.6 dB,**   $R_{FB1} = 650 \Omega$ , and  $R_{FB2} = 1350 \Omega$ 

Reg. 0x02C, <b>Bits[1:0]</b>	$R_S(\Omega)$	LO-x <b>Switch</b>	LOSW-x Switch	$R_{FB}(\Omega)$	$R_{IN}(\Omega)$ (Eq. 4)		
00 (default)	100	On	Off	R <sub>FB1</sub>	100		
01	50	On	On	$R_{FB1}$   $R_{FB2}$	66		
10	200	Off	On	R <sub>FB2</sub>	200		
11	N/A <sup>1</sup>	Off	Off	$\infty$	$\infty$		

<sup>1</sup> N/A means not applicable.

The bandwidth (BW) of the LNA is greater than 80 MHz. Ultimately, the BW of the LNA limits the accuracy of the synthesized  $R_{IN}$ .  $R_{IN}$  = Rs up to approximately 200  $\Omega$ . The best match is between 100 kHz and 10 MHz where the lower frequency limit is determined by the size of the ac coupling capacitors and the upper limit is determined by the LNA BW. Furthermore, the input capacitance and R<sub>s</sub> limit the BW at higher frequencies[. Figure 34](#page-20-1) shows input resistance (R<sub>IN</sub>) vs. frequency for various R<sub>FB</sub> values.



<span id="page-20-1"></span>*Figure 34. Input Resistance (RIN) vs. Frequency for Various RFB Values (Effects of RS and CSH Are Also Shown)* 

For larger  $R_{IN}$  values, parasitic capacitance starts rolling off the signal BW before the LNA can produce peaking. C<sub>SH</sub> further degrades the match; therefore, do not use  $C_{SH}$  for values of  $R_{IN}$ that are greater than 100  $\Omega$  (see [Figure 34\)](#page-20-1).

[Table 9](#page-21-0) lists the recommended values for R<sub>FB</sub> and C<sub>SH</sub> in terms of  $R_{IN}$ .  $C_{FB}$  is needed in series with  $R_{FB}$  because the dc levels at the LO-x pin and the LI-x pin are unequal.

<span id="page-21-0"></span>



#### **LNA Noise**

The short-circuit noise voltage (input referred noise) is an important limit on system performance. The short-circuit noise voltage for the LNA is 0.78 nV/ $\sqrt{Hz}$  at a gain of 21.6 dB, including the VGA noise at a VGA postamplifier gain of 27 dB. These measurements, which were taken without a feedback resistor, provide the basis for calculating the input noise and noise figure (NF) performance.

[Figure 35](#page-21-1) an[d Figure 36](#page-21-2) are simulations of noise figure vs. Rs results with different input configurations and an input referred noise voltage of 2.5 nV/ $\sqrt{\text{Hz}}$  for the VGA. The unterminated (R<sub>FB</sub> =  $\infty$ ) operation exhibits the lowest equivalent input noise and noise figure[. Figure 36](#page-21-2) shows the noise figure vs. the source resistance rising at low R<sub>S</sub>, where the LNA voltage noise is large compared with the source noise, and at high R<sub>s</sub> due to the noise contribution from  $R_{FB}$ . The lowest NF is achieved when  $R_S$  matches  $R_{IN}$ .

[Figure 35](#page-21-1) shows the relative noise figure performance. With an LNA gain of 21.6 dB, the input impedance is swept with  $R<sub>s</sub>$  to preserve the match at each point. The noise figures for a source impedance of 50  $\Omega$  are 7 dB, 4 dB, and 2.5 dB for the shunt termination, active termination, and unterminated configurations, respectively. The noise figures for 200  $Ω$  are 4.5 dB, 1.7 dB, and 1 dB, respectively.



<span id="page-21-1"></span>*Figure 35. Noise Figure vs. RS for Shunt Termination, Active Termination Matched and Unterminated Inputs, VGAIN = 1.6 V*

[Figure 36](#page-21-2) shows the noise figure as it relates to  $R<sub>s</sub>$  for various values of R<sub>IN</sub>, which is helpful for design purposes.



#### <span id="page-21-2"></span>**CLNA Connection**

CLNA (Ball B7) must have a 1 nF capacitor attached to AVDD2.

#### **DC Offset Correction/High-Pass Filter**

Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) LNA architecture is designed to correct for dc offset voltages that can develop on the external Cs capacitor due to leakage of the transmit/receive switch during ultrasound transmit cycles. The dc offset correction, as shown i[n Figure 37,](#page-21-3) provides a feedback mechanism to the LG-x input of the LNA to correct for this dc voltage.



<span id="page-21-3"></span>*Figure 37. Simplified LNA Input Configuration* 

11293-025

The feedback acts as a high-pass filter providing dynamic correction of the dc offset. The cutoff frequency of the high-pass filter response is dependent on the value of the CLG capacitor, the gain of the LNA (LNA<sub>GAIN</sub>), and the g<sub>m</sub> of the feedback transconductance amplifier. The  $g_m$  value is programmed in Address 0x120, Bits[4:3]. It is required that  $C_s$  be equal to  $C_{\text{LG}}$  for proper operation.

<span id="page-22-0"></span>



For other values of CLG, the high-pass filter cutoff frequency can be determined by scaling the values fro[m Table 10](#page-22-0) or by calculating the value based on  $C_{LG}$ , LNA $_{GAIN}$ , and  $g_m$ , as shown in Equation 6.

$$
f_{HP}(C_{LG}) = \frac{1}{2 \times \pi} \times LNA_{GAIN} \times \frac{g_m}{C_{LG}} = f_{HP}(Table~10) \times \frac{10 \text{ nF}}{C_{LG}} \quad (6)
$$

#### *Variable Gain Amplifier (VGA)*

The differential X-AMP VGA provides precise input attenuation and interpolation. It has a low input referred noise of 2.5 nV/√Hz and excellent gain linearity. The VGA is driven by a fully differential input signal from the LNA. The X-AMP architecture produces a linear in dB gain law conformance and low distortion levels, deviating only ±0.5 dB or less from the ideal. The gain slope is monotonic with respect to the control voltage and is stable with variations in process, temperature, and supply. The resulting total gain range is 45 dB, allowing range loss at the endpoints.

The X-AMP inputs are part of a programmable gain amplifier (PGA) that completes the VGA. The PGA in the VGA can be programmed to a gain of 21 dB, 24 dB, 27 dB, or 30 dB, allowing optimization of the channel gain for different imaging modes in the ultrasound system. The VGA bandwidth is greater than 100 MHz. The input stage is designed to ensure excellent frequency response uniformity across the gain setting. For TGC mode, the design of the input stage minimizes time delay variation across the gain range.

#### <span id="page-22-2"></span>**Gain Control**

The analog gain control interface, GAIN±, is a differential input. VGAIN varies the gain of all VGAs through the interpolator by selecting the appropriate input stages connected to the input attenuator. The nominal  $V_{\text{GAIN}}$  range is 14 dB/V from -1.6 V to +1.6 V, with the best gain linearity from approximately −1.44 V to +1.44 V, where the error is typically less than  $\pm 0.5$  dB. For  $V_{\text{GAIN}}$ voltages greater than +1.44 V and less than −1.44 V, the error increases. The value of GAIN± can exceed the supply voltage by 1 V without gain foldover.

The gain control response time is less than 750 ns to settle within 10% of the final value for a change from minimum to maximum gain.

The differential input pins, GAIN+ and GAIN−, can interface to an amplifier, as shown i[n Figure 38.](#page-22-1) Decouple and drive the GAIN+ and GAIN− pins to accommodate a 3.2 V full-scale input.





<span id="page-22-1"></span>The analog gain control can be disabled and the attenuator can be controlled digitally using Address 0x011, Bits[7:4]. The control range is 45 dB, and the step size is 3.5 dB.

#### **VGA Noise**

In a typical application, a VGA compresses a wide dynamic range input signal to within the input span of an ADC. The input referred noise of the LNA limits the minimum resolvable input signal, whereas the output referred noise, which depends primarily on the VGA, limits the maximum instantaneous dynamic range that can be processed at any one particular gain control voltage. This latter limit is set in accordance with the total noise floor of the ADC.

The output referred noise is a flat 40 nV/√Hz (postamplifier gain = 24 dB) over most of the gain range because it is dominated by the fixed output referred noise of the VGA. At the high end of the gain control range, the noise of the LNA and the source prevail. The input referred noise reaches its minimum value near the maximum gain control voltage, where the input referred contribution of the VGA is miniscule.

At lower gains, the input referred noise and, therefore, the noise figure increase as the gain decreases. The instantaneous dynamic range of the system is not lost, however, because the input capacity increases as the input referred noise increases. The contribution of the ADC noise floor has the same dependence. The important relationship is the magnitude of the VGA output noise floor relative to that of the ADC.

Gain control noise is a concern in very low noise applications. Thermal noise in the gain control interface can modulate the channel gain. The resulting noise is proportional to the output signal level and is usually evident only when a large signal is present. Take care to minimize noise impinging at the GAIN± inputs. An external RC filter can be used to remove  $V_{\text{GAN}}$  source noise. The filter bandwidth must be sufficient to accommodate the desired control bandwidth and attenuate unwanted switching noise from the external digital-to-analog converters used to drive the gain control.

The [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) can bypass the GAIN± inputs and control the gain of the attenuator digitally (see th[e Gain Control](#page-22-2) section). This mode removes any external noise contributions when active gain control is not needed.

#### *Antialiasing Filter (AAF)*

The filter that the signal reaches prior to the ADC is used to reject dc signals and to band limit the signal for antialiasing. The antialiasing filter is a combination of a single-pole high-pass filter and a second-order low-pass filter. The high-pass filter can be configured as a ratio of the low-pass filter cutoff frequency. This is selectable using Address 0x02B, Bits[1:0].

The filter uses on-chip tuning to trim the capacitors and set the desired low-pass cutoff frequency and reduce variations. The default −3 dB low-pass filter cutoff is 1/3, 1/4.5, or 1/6 of the ADC sample clock rate. The cutoff can be scaled to 0.75, 0.8, 0.9, 1.0, 1.13, 1.25, or 1.45 times this frequency using Address 0x00F. The cutoff tolerance (±10%) is maintained from 8 MHz to 18 MHz for low band mode or 13.5 MHz to 30 MHz for high band mode.

[Table 11](#page-23-0) and [Table 12](#page-24-0) calculate the valid SPI-selectable low-pass filter settings and the expected cutoff frequencies for low band mode and high band mode at the minimum and the maximum sample frequency in each speed mode.

<span id="page-23-0"></span>





### <span id="page-24-0"></span>**Table 12. SPI-Selectable Low-Pass Filter Cutoff Options for High Band Mode at Example Sampling Frequencies**

Tuning is normally off to avoid changing the capacitor settings during critical times. The tuning circuit is enabled through the SPI. It is disabled automatically after 512 cycles of the ADC sample clock. Initializing the tuning of the filter must be performed after initial power-up and after reprogramming of the filter cutoff scaling or the ADC sample rate. The tuning is initiated using Address 0x02B, Bit 6.

Four SPI-programmable settings allow users to vary the highpass filter cutoff frequency as a function of the low-pass cutoff frequency. Two examples are shown in [Table 13:](#page-25-0) an 8 MHz lowpass cutoff frequency and an 18 MHz low-pass cutoff frequency. In both cases, as the ratio decreases, the amount of rejection on the low end frequencies increases. Therefore, making the entire AAF frequency pass band narrow can reduce low frequency noise or maximize the dynamic range for harmonic processing.

#### <span id="page-25-0"></span>**Table 13. High-Pass Filter Cutoff Options**



<sup>1</sup> Ratio means low-pass filter cutoff frequency/high-pass filter cutoff frequency.

#### **AAF/VGA Test Mode**

For debugging and testing, there is a bypass switch to view the AAF output on the GPO2 and GPO3 pins. This mode can be enabled via Address 0x109, Bit 4. The differential AAF output allows only one channel to be accessed at a time. The dc output voltage is 1.5 V (or AVDD2/2), and the maximum ac output voltage is 2 V p-p.

#### *ADC*

The [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) uses a pipelined ADC architecture. The quantized output from each stage is combined into a 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample and the remaining stages to operate on the preceding samples. Sampling occurs on the rising edge of the clock.

The output staging block aligns the data, corrects errors, and passes the data to the output buffers. The data is then serialized and aligned to the frame and output clocks.

#### **Clock Input Considerations**

For optimum performance, clock th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) sample clock inputs (CLK+ and CLK−) with a differential signal. This signal is typically ac-coupled into the CLK+ and CLK− pins via a transformer or capacitors. These pins are biased internally and require no additional bias.

[Figure 39](#page-25-1) shows the preferred method for clocking th[e AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) A low jitter clock source, such as the Valpey Fisher oscillator, VFAC3- BHL-50 MHz, is converted from a single-ended configuration to a differential configuration using an RF transformer.

The back to back Schottky diodes across the secondary transformer limit clock excursions into th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) to approximately 0.8 V p-p differential. These diodes help prevent large voltage swings of the clock from feeding through to other portions of th[e AD9674,](http://www.analog.com/AD9674?doc=AD9674.pdf) and they preserve the fast rise and fall times of the signal, which is critical to low jitter performance.



*Figure 39. Transformer-Coupled Differential Clock*

<span id="page-25-1"></span>If a low jitter clock is available, another option is to ac couple a differential positive emitter coupled logic (PECL) signal to the sample clock input pins, as shown i[n Figure 40.](#page-25-2) Analog Devices,Inc., offers a family of clock drivers with excellent jitter performance,including th[e AD9516-0,](http://www.analog.com/AD9516-0?doc=AD9674.pdf) [AD9516-1,](http://www.analog.com/AD9516-1?doc=AD9674.pdf) [AD9516-2,](http://www.analog.com/AD9516-2?doc=AD9674.pdf) [AD9516-3,](http://www.analog.com/AD9516-3?doc=AD9674.pdf) an[d AD9516-5](http://www.analog.com/AD9516-5?doc=AD9674.pdf) (these five devices are represented by AD9516-x in [Figure 40,](#page-25-2) [Figure 41,](#page-25-3) and [Figure 42\)](#page-26-0), as well as the AD9524.



*Figure 40. Differential PECL Sample Clock* 

<span id="page-25-2"></span>A third option is to ac couple a differential LVDS signal to the sample clock input pins, as shown i[n Figure 41.](#page-25-3) 



<span id="page-25-3"></span>In some applications, it is acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, drive CLK+ directly from a CMOS gate, and bypass the CLK− pin to ground with a 0.1 µF capacitor (see [Figure 42\)](#page-26-0).



*Figure 42. Single-Ended 1.8 V CMOS Sample Clock*

#### <span id="page-26-0"></span>**Clock Duty Cycle Considerations**

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs can be sensitive to the clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) contains a duty cycle stabilizer (DCS) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. This feature allows a wide range of clock input duty cycles without affecting the performance of the [AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) When the DCS is on, noise and distortion performance are nearly flat for a wide range of duty cycles. However, some applications may require the DCS function to be off. When the DCS function is off, the dynamic range performance can be affected.

The duty cycle stabilizer uses a delay-locked loop (DLL) to create the nonsampling edge. As a result, any changes to the sampling frequency require approximately eight clock cycles to allow the DLL to acquire and lock to the new rate.

#### **Clock Jitter Considerations**

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency  $(f_A)$ due only to aperture jitter  $(t<sub>J</sub>)$  can be calculated as follows:

SNR Degradation = 
$$
20 \times \log 10(1/2 \times \pi \times f_A \times t_J)
$$
 (7)

In Equation 7, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter (see [Figure 43\)](#page-26-1).

Treat the clock input as an analog signal when aperture jitter may affect the dynamic range of th[e AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) Separate power supplies for clock drivers from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal controlled oscillators, such as the Valpey Fisher VFAC3 series, make the best clock sources. When the clock is generated from another type of source (by gating, dividing, or other methods), retime it by the original clock during the last step.

For more information on how jitter performance relates to ADCs, refer to th[e AN-501 Application Note a](http://www.analog.com/AN-501?doc=AD9674.pdf)n[d AN-756 Application Note.](http://www.analog.com/AN-756?doc=AD9674.pdf)



*Figure 43. Ideal SNR vs. Analog Input Frequency and Jitter*

#### <span id="page-26-1"></span>*Power Dissipation and Power-Down Mode*

The power dissipated by th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) is proportional to its sample rate. The digital power dissipation does not vary significantly because it is determined primarily by the DRVDD supply and the bias current of the LVDS output drivers. Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) features scalable LNA bias currents (see [Table 25,](#page-39-0) Address 0x012). The default LNA bias current settings are midhigh.

By asserting the PDWN pin high, the [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) is placed into power-down mode. In this state, the device dissipates at a maximum of 30 mW. During power-down, the LVDS output drivers are placed into a high impedance state. Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) returns to normal operating mode when the PDWN pin is pulled low. This pin is only 1.8 V tolerant. To drive the PDWN pin from a 3.3 V logic level, insert a 1 kΩ resistor in series with this pin to limit the current.

By asserting the STBY pin high, th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) is placed in standby mode. In this state, the device typically dissipates 630 mW. During standby, the entire device, except the internal references, powers down. The LVDS output drivers are placed into a high impedance state. This mode is well suited for applications that require power savings because it allows the device to be powered down when not in use and then to be quickly powered up. In addition, the time to power up the device is greatly reduced. Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) returns to normal operating mode when the STBY pin is pulled low. This pin is only 1.8 V tolerant. To drive the STBY pin from a 3.3 V logic level, insert a 1 kΩ resistor in series with this pin to limit the current.

In power-down mode, low power dissipation is achieved by shutting down the reference, reference buffer, phase-locked loop (PLL), and biasing networks. The decoupling capacitors on VREF are discharged when entering power-down mode and must be recharged when returning to normal operation. As a result, the wake-up time is related to the time spent in power-down mode: shorter cycles result in proportionally shorter wake-up times. To restore the device to full operation, approximately 375 µs is required when using the recommended 1 µF and 0.1 µF decoupling capacitors on the VREF pin and the 0.01 µF decoupling capacitors on the GAIN± pins. Most of this time is dependent on gain decoupling; higher value decoupling capacitors on the GAIN± pins result in longer wake-up times.

Other power-down options are available when using the SPI port interface. The user can individually power down each channel or place the entire device into standby mode. When fast wake-up times are required, standby mode allows the user to keep the internal PLL powered up. The wake-up time is slightly dependent on gain. To achieve a 2 µs wake-up time when the device is in standby mode, apply 0.8 V to the GAIN± pins.

#### *Power and Ground Connection Recommendations*

When connecting power to the [AD9674,](http://www.analog.com/AD9674?doc=AD9674.pdf) use two separate 1.8 V supplies: one for analog (AVDD1) and one for digital (DRVDD). When only one 1.8 V supply is available, route it to the AVDD1 pin first, tap it off, and isolate it with a ferrite bead or a filter choke preceded by decoupling capacitors for the DRVDD pin.

The DVDD pin can be tied to the 1.8 V DRVDD supply. When this is done, route the DVDD supply first, tap it off, and isolate it with a ferrite bead or filter choke preceded by decoupling capacitors for the DRVDD pin. It is not recommended to use the same supply for AVDD1, DVDD, and DRVDD to avoid noise issues. For compatibility with the [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) or for lower power operation, the DVDD pin can be tied to 1.4 V.

To cover both high and low frequencies, use several decoupling capacitors on all supplies. Locate these capacitors close to the point of entry at the PCB level and close to the device, with minimal trace lengths.

When using th[e AD9674,](http://www.analog.com/AD9674?doc=AD9674.pdf) a single PCB ground plane is sufficient. With proper decoupling and smart partitioning of the analog, digital, and clock sections of the PCB, optimum performance is easily achievable.

#### *Advanced Power Control*

For an ultrasound system, not all channels are needed during all scanning periods. The POWER\_START and POWER\_STOP values in the vector profile can be used to delay the channel startup and turn the channel off after a certain number of samples. These counters are relative to TX\_TRIG±. The analog circuitry must power up before the digital circuitry. The analog circuitry must power up (POWER\_SETUP) before POWER\_START is set up in Register 0x112 (se[e Table 25\)](#page-39-0).





#### *Digital Outputs and Timing*

The [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) differential outputs conform to the ANSI-644 LVDS standard on default power-up. This setting can be changed to a low power, reduced signal option similar to the IEEE 1596.3 standard via the SPI using Address 0x015, Bit 7. This LVDS standard can further reduce the overall power dissipation of the device by approximately 36 mW.

The LVDS driver current is derived on chip and sets the output current at each output equal to a nominal 3.5 mA. A 100  $\Omega$ differential termination resistor placed at the LVDS receiver inputs results in a nominal 350 mV swing at the receiver.

The [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) LVDS outputs facilitate interfacing with LVDS receivers in custom ASICs and FPGAs that have LVDS capability for superior switching performance in noisy environments. Single point to point network topologies are recommended with a 100  $\Omega$ termination resistor placed as close to the receiver as possible. No far-end receiver termination and poor differential trace routing may result in timing errors. The trace length must be no longer than 24 inches; keep the differential output traces close together and at equal lengths.

[Figure 45](#page-28-0) an[d Figure 46](#page-28-1) show an example of the LVDS output using the ANSI-644 standard (default) data eye and a time interval error (TIE) jitter histogram with trace lengths of less than 24 inches on standard FR-4 material[. Figure 47](#page-28-2) and [Figure 48](#page-28-3) show an example of the trace lengths exceeding 24 inches on standard FR-4 material. Notice that the TIE jitter histogram reflects the decrease of the data eye opening as the edge deviates from the ideal position. Therefore, the user must determine whether the waveforms meet the timing budget of the design when the trace lengths exceed 24 inches.

**EYE: ALL BITS ULS: 11197/11197 400** EYE DIAGRAM VOLTAGE (mV) **EYE DIAGRAM VOLTAGE (mV) 300 200 100 0 –100 –200 –300 –400** 1293-144 11293-144 **–1.5ns –1.0ns –0.5ns 0ns 0.5ns 1.0ns 1.5ns**

<span id="page-28-0"></span>*Figure 45. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths of Less Than 24 Inches on Standard FR-4*



<span id="page-28-1"></span>*Figure 46. TIE Jitter Histogram for LVDS Outputs in ANSI-644 Mode with Trace Lengths of Less Than 24 Inches on Standard FR-4*



<span id="page-28-2"></span>*Figure 47. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths of Greater Than 24 Inches on Standard FR-4*



<span id="page-28-3"></span>*Figure 48. TIE Jitter Histogram for LVDS Outputs in ANSI-644 Mode with Trace Lengths of Greater Than 24 Inches on Standard FR-4*

Additional SPI options let the user further increase the internal current of all eight outputs to drive longer trace lengths. Even though this produces sharper rise and fall times on the data edges, increasing the internal current is less prone to bit errors and improves frequency distribution. The power dissipation of the DRVDD supply increases when this option is used.

In applications that require increased drive current, Address 0x015 allows the user to adjust the drivers from 2 mA to 3.72 mA. Note that this feature requires Bit 3 of Address 0x015 to be set to 1. The drive current can be adjusted for both ANSI-644 and IEEE 1596.3 (low power) mode. Se[e Table 25](#page-39-0) for more details.

The format of the output data is twos complement by default. [Table 14](#page-28-4) provides an example of the output coding format. To change the output data format to twos complement, see the [Memory Map](#page-37-0) section.

<span id="page-28-4"></span>



Digital data from each channel is serialized based on the number of lanes that are enabled (se[e Table 25\)](#page-39-0). The maximum data rate for each serial output lane is 1 Gbps. For one channel per lane with a 14-bit data stream and ADC sample clock of 70 MHz, the output data rate is 980 Mbps (14 bits  $\times$  70 MHz = 980 Mbps) with the RF decimator bypassed, and digital HPF bypassed. For higher sample rates, enabling the RF decimator is required.

Two output clocks are provided to assist in capturing data from th[e AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) The digital clock outputs (DCO±) are used to clock the output data and are equal to seven times the sampling clock rate in 14-bit mode with the RF decimator bypassed and digital HPF bypassed.

Data is clocked out of the [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) and must be captured on the rising and falling edges of DCO±, which support double data rate (DDR) capturing. The frame clock outputs (FCO±) signal the start of a new output byte and are equal to the sampling clock rate.

A 12-, 14-, or 16-bit serial stream can also be initiated from Address 0x021, Bits[1:0]. The user can implement different serial streams and test device compatibility with lower and higher resolution systems using these modes.

When using the SPI, all the data outputs can also invert from their nominal state by setting Bit 2 in the output mode register (Address 0x014). This feature is not to be confused with inverting the serial stream to an LSB first mode. In default mode, as shown in [Figure 2,](#page-8-2) the MSB is represented first in the data output serial stream. However, using Address 0x000, Bit 6, this order can be inverted so that the LSB is represented first in the data output serial stream.

#### *Digital Output Test Patterns*

Nine digital output test pattern options can be initiated through the SPI using Address 0x0D. These options are useful when validating receiver capture and timing. Se[e Table 16](#page-30-1) for the output test mode bit sequencing options. Some test patterns have two serial sequential words and can be alternated in various ways depending on the test pattern chosen. Note that some patterns may not adhere to the data format select option. In addition, custom user defined test patterns can be assigned in the user pattern registers (Address 0x019 through Address 0x020). All test mode options except the pseudonoise (PN) sequence short and PN sequence long can support 8- to 14-bit word lengths to verify data capture to the receiver.

The PN sequence short pattern produces a pseudorandom bit sequence that repeats itself every  $2^9 - 1$  bits, or 511 bits. A description of the PN sequence short pattern and how it is generated can be found in Section 5.1 of the ITU-T O.150 (05/96) standard. However, the PN sequence long pattern differs from the ITU-T O.150 (05/96) standard because it begins with a specific value instead of 1s (se[e Table 15](#page-29-0) for the initial values).

The PN sequence long pattern produces a pseudorandom bit sequence that repeats itself every  $2^{23} - 1$  bits, or 8,388,607 bits. A description of the PN sequence long pattern and how it is generated can be found in Section 5.6 of the ITU-T O.150 (05/96) standard. The PN sequence long pattern differs from the standard, however, because the starting value of the pattern is a specific value rather than a value of only 1s and th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) inverts the bit stream (see [Table 15](#page-29-0) for the initial values). The output sample size depends on the selected bit length.

#### <span id="page-29-0"></span>**Table 15. PN Sequence Initial Values**



See the [Memory Map](#page-37-0) section for information on how to change these additional digital output timing features through the SPI.

#### *SDIO Pin*

The SDIO pin is required to operate the SPI. The pin has an internal 30 kΩ pull-down resistor that pulls this pin low and is only 1.8 V tolerant. If applications require that this pin be driven from a 3.3 V logic level, insert a 1 kΩ resistor in series with this pin to limit the current.

#### *SCLK Pin*

The SCLK pin is required to operate the SPI. The pin has an internal 30 kΩ pull-down resistor that pulls this pin low and is only 1.8 V tolerant. To drive the SCLK pin from a 3.3 V logic level, insert a 1 kΩ resistor in series with this pin to limit the current.

#### *CSB Pin*

The CSB pin is required to operate the SPI. The pin has an internal 70 k $\Omega$  pull-up resistor that pulls this pin high and is only 1.8 V tolerant. To drive the CSB pin from a 3.3 V logic level, insert a 1 kΩ resistor in series with this pin to limit the current.

#### *RBIAS Pin*

To set the internal core bias current of the ADC, place a resistor nominally equal to 10.0 kΩ to ground at the RBIAS pin. Using a resistor other than the recommended 10.0 kΩ resistor for RBIAS degrades the performance of the device. Therefore, it is imperative that at least a 1% tolerance on this resistor be used to achieve consistent performance.

#### *VREF Pin*

A stable and accurate 0.5 V voltage reference is built into the [AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) This voltage reference is gained up internally by a factor of 2, setting VREF to 1.0 V, which results in a full-scale differential input span of 2.0 V p-p for the ADC. VREF is set internally by default, but the VREF pin can be driven externally with a 1.0 V reference to achieve more accuracy. However, th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) does not support ADC full-scale ranges less than 2.0 V p-p.

When applying the decoupling capacitors to the VREF pin, use ceramic, low equivalent series resistance (ESR) capacitors. Ensure that these capacitors are close to the reference pin and on the same layer of the PCB as th[e AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) The VREF pin must have both a 0.1 µF capacitor and a 1 µF capacitor that are connected in parallel to the analog ground. These capacitor values are recommended for the ADC to properly settle and acquire the next valid sample.



#### <span id="page-30-1"></span>**Table 16. Flexible Output Test Modes**

#### *General-Purpose Output Pins*

The general-purpose output pins, GPO0, GPO1, GPO2 and GPO3, can be used in a system to provide programmable inputs to other chips in the system. The value of each pin is set via Address 0x00E to either Logic 0 or Logic 1 (see [Table 25\)](#page-39-0).

#### *Chip Address Pins*

The chip address pins can be used to address individua[l AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) chips among multiple chips in a system. The chip address mode is enabled using Address 0x115, Bit 5 (se[e Table 25\)](#page-39-0). If the value written to Bits[4:0] matches the value on the chip address bit pins (ADDR4 to ADDR0]), the device is selected and any subsequent SPI writes or reads to addresses indicated as chip registers are written only to that device. If chip address mode is disabled, all addresses can be written to regardless of the value on the address pins.

#### <span id="page-30-0"></span>**ANALOG TEST SIGNAL GENERATION**

Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) can generate analog test signals that can be switched to the input of the LNA of each channel to be used for channel gain calibration. The test signal amplitude at the LNA output is dependent on LNA gain, as shown i[n Table 17.](#page-30-2)

<span id="page-30-2"></span>



The test signal amplitude at the input to the ADC can be calculated given the LNA gain, attenuator control voltage, and the PGA gain.

<span id="page-30-3"></span>[Table 18](#page-30-3) and [Table 19](#page-30-4) give example calculations.





<span id="page-30-4"></span>



### <span id="page-31-0"></span>**CW DOPPLER OPERATION**

Each channel of th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) includes an I/Q demodulator. Each demodulator has an individual programmable phase shifter. The I/Q demodulator is ideal for phased array beamforming applications in medical ultrasound. Each channel can be programmed for 16 phase settings/360° (or 22.5°/step), selectable via the SPI port. The device has a RESET± input that is used to synchronize the LO dividers of each channel. If multiple [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) devices are used, a common reset across the array ensures a synchronized phase for all channels. Internal to th[e AD9674,](http://www.analog.com/AD9674?doc=AD9674.pdf) the individual Channel I and Channel Q outputs are current summed. If multiple [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) devices are used, the I and Q outputs from eac[h AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) can be current summed and converted to a voltage using an external transimpedance amplifier.

#### *Quadrature Generation*

The internal 0° and 90° LO phases are digitally generated by a divide by M logic circuit, where M is 4, 8, or 16. The internal divider is selected via Address 0x02E, Bits[2:1] (se[e Table 25\)](#page-39-0). The divider is dc-coupled and inherently broadband; the maximum LO frequency is limited only by its switching speed. The duty cycle of the quadrature LO signals must be as close to 50% as possible for the 4LO and 8LO modes. The 16LO mode does not require a 50% duty cycle. Furthermore, the divider is implemented so the multiple LO signal reclocks the final flip flops that generate the internal LO signals and, therefore, minimizes noise introduced by the divide circuitry.

For optimum performance, the MLO± input is driven differentially, as on th[e AD9670](http://www.analog.com/AD9670?doc=AD9674.pdf) evaluation board. The common-mode voltage on each pin is approximately 1.2 V with the nominal 3 V supply. It is important to ensure that the MLO± source has very low phase noise (jitter), a fast slew rate, and an adequate input level to obtain optimum performance of the CW signal chain.

Beamforming applications require a precise channel-to-channel phase relationship for coherence among multiple channels. The RESET± input is provided to synchronize the LO divider circuits in differen[t AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) devices when they are used in arrays. The RESET± input is a synchronous edge triggered input that resets the dividers to a known state after power is applied to multiple [AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) devices.

The RESET<sup>+</sup> signal can be either a continuous signal or a single pulse, and can be either synchronized with the MLO± clock edge (recommended) or it can be asynchronous. If a continuous signal is used for the RESET±, it must be at the LO rate. For a synchronous RESET±, the device can be configured to sample the RESET± signal with either the falling or rising edge of the MLO± clock, which makes it easier to align the RESET± signal with the opposite MLO± clock edge. Register 0x02E is used to configure the RESET± signal behavior. Synchronize the RESET± input to the MLO± input. Accurate channel to channel phase matching can be achieved via a common clock on the RESET± input when using more than on[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) device.

#### *I/Q Demodulator and Phase Shifter*

The I/Q demodulators consist of double balanced, harmonic rejection, passive mixers. The RF input signals are converted into currents by transconductance stages that have a maximum differential input signal capability matching the full-scale LNA output. These currents are then presented to the mixers, which convert them to baseband ( $RF - LO$ ) and  $2 \times RF$  ( $RF + LO$ ). The signals are phase shifted according to the codes that are programmed into the SPI latch (se[e Table 20\)](#page-31-1). The phase shift function is an integral part of the overall circuit. The phase shift listed i[n Table 20](#page-31-1) is defined as being between the baseband I or Q channel outputs. As an example, for a common signal applied to a pair of RF inputs to a[n AD9674,](http://www.analog.com/AD9674?doc=AD9674.pdf) the baseband outputs are in phase for matching phase codes. However, if the phase code for Channel 1 is 0000 and the phase code for Channel 2 is 0001, Channel 2 leads Channel 1 by 22.5°.

<span id="page-31-1"></span>



## <span id="page-32-0"></span>DIGITAL RF DECIMATOR

Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) contains digital processing capability. Each channel has two stages of processing available: RF decimator and HPF. For test purposes, the input to the decimator can be a test waveform. Normally, the input to the decimator is the output of the ADC. The output of the decimator and filter is sent to the serializer for output formatting.

The maximum data rate of the serializer is 1000 MSPS. Therefore, if the sample rate of the ADC is greater than 65 MSPS, the RF decimator (fixed rate of 2) must be enabled. The ADC resolution is 14 bits. Saturation of the ADC is determined after the dc offset calibration to ensure maximum dynamic range.

### <span id="page-32-1"></span>**VECTOR PROFILE**

To minimize the time needed to reconfigure device settings while operating, the device supports configuration profiles. Up to 32 profiles can be stored in the device. A profile is selected by a 5-bit index. A profile consists of a 64-bit vector, as described in [Table 21.](#page-32-2) Each parameter is concatenated to form the 64-bit profile vector. The profile memory starts at Address 0xF00 and ends at Address 0xFFF. The memory can be written in either stream mode or address selected data mode. However, the memory must be read using stream mode.

When writing or reading in stream mode while the SPI configuration is set to MSB first mode (default setting for Register 0x000), the write/read address must refer to the last register address, not the first one. For example, when writing or reading the first profile that spans the address space between 0xF00 and 0xF07, and the SPI port is configured as MSB first, the referenced address must be 0xF07 to allow reading from or writing to the 64-bit profile in MSB mode. For more information about stream mode, see th[e AN-877 Application Note,](http://www.analog.com/an-877?doc=AD9674.pdf) *Interfacing to High Speed ADCs via SPI.*

A buffer in the device stores the current profile data. When the profile index is written in Register 0x10C, the selected profile is read from memory and stored in the current profile buffer. The profile memory is read/written in the SPI clock domain. After the SPI writes the profile index value, it takes four SPI clock cycles to read the profile from RAM and store it in the current profile buffer. If the SPI is in LSB mode, these additional SPI clock cycles are provided when the profile index register is written. If the SPI is in MSB mode, an additional byte needs to be read or written to update the profile buffer.

Updating the profile memory does not affect the data in the profile buffer. The profile index register must be written to cause a refresh of the current profile data, even if the profile index register is written with the same value.



*Figure 49. Simplified Block Diagram of a Single Channel of RF Decimator*



#### <span id="page-32-2"></span>**Table 21. Profile Definition**

### <span id="page-33-0"></span>**RF DECIMATOR**

The input to the RF decimator is either the ADC output data or a test waveform, as described in th[e Digital Test Waveforms](#page-33-1) section. The test waveforms are enabled per channel using Address 0x11A (see [Table 25\)](#page-39-0).

#### *DC Offset Calibration*

DC offset can be reduced through a manual system calibration process. The dc offset of every channel in the system is measured, followed by setting a calibration value in Address 0x110 and Address 0x111. Note that these registers are both chip and local addresses, meaning the registers are accessed using the chip address and device index. The dc offset calibration can be bypassed using Address 0x10F, Bits[2:0].

#### *Multiband AAF and Decimate by 2*

The multiband filter is a finite impulse response (FIR) filter. It is programmable with low or high band filtering. The filter requires 11 input samples to populate the filter. The decimation rate is fixed at  $2\times$ . Therefore, the decimation frequency is  $f_{DEC} = f_{SAMPL}/2$ . [Figure 50](#page-33-2) an[d Figure 51](#page-33-3) show the frequency response of the filter, depending on this mode. [Figure 50](#page-33-2) shows the attenuation amplitude over the Nyquist frequency range. [Figure 51](#page-33-3) shows the pass band response as nearly flat.

<span id="page-33-3"></span><span id="page-33-2"></span>

#### *High-Pass Filter*

A second-order Butterworth, high-pass, infinite impulse response (IIR) filter can be applied after the RF decimator. The IIR filter has a settling time of 2.5 µs and a cutoff frequency of 700 kHz for an encode clock of 50 MHz. Therefore, if the ADC clock is 50 MHz, the first 125 samples (2.5 µs/0.02 µs) must be ignored. The filter can be bypassed or enabled in the vector profile if the filter is enabled using Address 0x113, Bit 5. If the filter is bypassed by setting Address 0x113, Bit 5, to 1, the filter cannot be enabled from the vector profile.

#### <span id="page-33-1"></span>**DIGITAL TEST WAVEFORMS**

Digital test waveforms can be used in the digital processing block instead of the ADC output. To enable digital test waveforms, use Address 0x11B. Each channel can be individually enabled in Address 0x11A.

#### *Waveform Generator*

For testing and debugging, a programmable waveform generator can be used in place of ADC data. The waveform generator can vary offset, amplitude, and frequency. The generator uses the ADC sample frequency, f<sub>SAMPLE</sub>, and ADC full-scale amplitude, AFULL-SCALE, as references. The values are set in Address 0x117, Address 0x118, and Address 0x119 (se[e Table 25\)](#page-39-0).

$$
x = C + A \times \sin(2 \times \pi \times N)
$$
 (8)

$$
N = \frac{f_{SAMPLE} \times n}{64}
$$
, see Address 0x117 (9)

$$
A = \frac{A_{FULL-SCALE}}{2^x}
$$
, see Address 0x118 (10)

$$
C = A_{FULL-SCALE} \times a \times 2^{-(13-b)}, \text{ see Address 0x119} \tag{11}
$$

#### *Channel ID and Ramp Generator*

In Channel ID test mode, the output is a concatenated value. Bits[6:0] are a ramp. Bit 7 is reserved as 0. Bits[10:8] are the channel ID such that Channel A is coded as 000 and Channel B is 001. Bits[15:11] compose the chip address.

### <span id="page-34-0"></span>**DIGITAL BLOCK POWER SAVING SCHEME**

To reduce power consumption in the digital block after the ADC, the RF decimator and filter start in an idle state after running the chip (Register 0x008, Bits[2:0] = 000). The digital block only switches to a running state when the negative edge of the TX\_TRIG signal pulse is detected, or with a software TX\_TRIG signal write (Register 0x10C, Bit  $5 = 1$ ).

To put the digital block back into the idle state (while the rest of the chip is still running) and save power, raise the TX\_TRIG signal high or write to the profile index (Register 0x10C, Bits[0:4]). The digital block will also switch to the idle state if the power stop expires when using the advanced power control feature. [Figure 52](#page-34-1) illustrates the digital block power saving scheme.



<span id="page-34-1"></span>*Figure 52. Digital Block Power Saving Scheme*

## <span id="page-35-0"></span>SERIAL PORT INTERFACE (SPI)

Th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) SPI allows the user to configure the signal chain for specific functions or operations through the structured register space provided inside the chip. The SPI offers the user added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields, as documented in th[e Memory](#page-37-0)  [Map](#page-37-0) section. For detailed operational information, see th[e AN-877](http://www.analog.com/an-877?doc=AD9674.pdf)  [Application Note,](http://www.analog.com/an-877?doc=AD9674.pdf) *Interfacing to High Speed ADCs via SPI*.

The SCLK, SDIO, and CSB pins define the SPI (see [Table 22\)](#page-35-2). The SCLK (serial clock) pin synchronizes the read and write data presented to the device. The SDIO pin is a dual-purpose pin that allows data to be sent to and read from the internal memory map registers of the device. The CSB pin is an active low control that enables or disables the read and write cycles.

#### <span id="page-35-2"></span>**Table 22. Serial Port Pins**



The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of the framing sequence. During the instruction phase, a 16-bit instruction is transmitted, followed by one or more data bytes, which is determined by the W0 and W1 bit fields. An example of the serial timing and definitions are shown in [Figure 54](#page-36-0) and [Table 23.](#page-36-1)

During normal operation, CSB signals to th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) that SPI commands must be received and processed. When CSB is brought low, the device processes SCLK and SDIO to execute instructions. Normally, CSB remains low until the communication cycle is complete. However, if connected to a slow device, CSB can be brought high between bytes, allowing older microcontrollers enough time to transfer data into shift registers. CSB can be stalled when transferring one, two, or three bytes of data. When W0 and W1 are set to 11, the device enters streaming mode and continues to process data, either reading or writing, until CSB is taken high to end the communication cycle. This mode allows complete memory transfers without the need for additional instructions. Regardless of the mode, if CSB is taken high in the middle of a byte transfer, the SPI state machine is reset, and the device waits for a new instruction.

The SPI port can be configured to operate in different manners. CSB can also be tied low to enable 2-wire mode. When CSB is tied low, SCLK and SDIO are the only pins required for communication.

Although the device is synchronized during power-up, caution must be exercised when using 2-wire mode to ensure that the serial port remains synchronized with the CSB line. When operating in 2-wire mode, it is recommended that a 1-, 2-, or 3-byte transfer be used exclusively. Without an active CSB line, streaming mode can be entered but not exited.

In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the SDIO pin to change direction from an input to an output at the appropriate point in the serial frame.

Data can be sent in MSB first mode or LSB first mode. MSB first mode is the default at power-up and can be changed by adjusting the configuration register (Address 0x00). For more information about this and other features, see th[e AN-877](http://www.analog.com/AN-877?doc=AD9674.pdf)  [Application Note,](http://www.analog.com/AN-877?doc=AD9674.pdf) *Interfacing to High Speed ADCs via SPI*.

#### <span id="page-35-1"></span>**HARDWARE INTERFACE**

The pins described in [Table 22](#page-35-2) constitute the physical interface between the programming device and the serial port of the [AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf) The SCLK and CSB pins function as inputs when using the SPI. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

If multiple SDIO pins share a common connection, ensure that proper VOH levels are met[. Figure 53](#page-35-3) shows the number of SDIO pins that can be connected together and the resulting  $V_{OH}$  levels, assuming the same load for each [AD9674.](http://www.analog.com/AD9674?doc=AD9674.pdf)



<span id="page-35-3"></span>This interface is flexible enough to be controlled either by serial programmable read-only memories (PROMs) or by PIC microcontrollers, which provide the user with an alternative to a full SPI controller for programming the device (see th[e AN-812](http://www.analog.com/an-812?doc=AD9674.pdf)  [Application Note,](http://www.analog.com/an-812?doc=AD9674.pdf) *Microcontroller-Based Serial Port Interface (SPI®) Boot Circuit*).



*Figure 54. Serial Timing Details*



#### <span id="page-36-1"></span><span id="page-36-0"></span>**Table 23. Serial Timing Definitions**

## <span id="page-37-0"></span>MEMORY MAP **READING THE MEMORY MAP TABLE**

<span id="page-37-1"></span>Each row in the memory map register table has eight bit locations. The memory map is roughly divided into two sections: the chip configuration register map (Address 0x000 to Address 0x1A1) and the profile register map (Address 0xF00 to Address 0xFFF). Registers that are designated as local registers use the device index in Address 0x004 and Address 0x005 to determine to which channels of a device the command is applied. Registers that are designated as chip registers use the chip address mode in Address 0x115 to determine whether the device is to be updated by writing to the chip register.

The address hex column o[f Table 25](#page-39-0) indicates the register address. The default value is shown in the default value column. The Bit 7 (MSB) column is the start of the default hexadecimal value given. For example, Address 0x009, the global clock register, has a default value of 0x01, meaning that Bit  $7 = 0$ , Bit  $6 = 0$ , Bit  $5 = 0$ , Bit  $4 = 0$ , Bit  $3 = 0$ , Bit  $2 = 0$ , Bit  $1 = 0$ , and Bit  $0 = 1$ , or 0000 0001 in binary. This setting is the default for the duty cycle stabilizer in the on condition.

For more information about the SPI memory map and other functions, see th[e AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD9674.pdf) *Interfacing to High Speed ADCs via SPI*.

### <span id="page-37-2"></span>**RESERVED LOCATIONS**

Do not write to undefined memory locations except when writing the default values suggested in this data sheet. Addresses that have values marked as 0 must be considered reserved and have a 0 written into their registers during power-up.

#### <span id="page-37-3"></span>**DEFAULT VALUES**

After a reset, critical registers are automatically loaded with default values. These values are indicated in [Table 25,](#page-39-0) where an X refers to an undefined feature.

### <span id="page-37-4"></span>**LOGIC LEVELS**

"Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit." Similarly, "bit is cleared" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit."

### <span id="page-37-5"></span>**RECOMMENDED START-UP SEQUENCE**

To save system power during programming, th[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) powers up in power-down mode. To start the device up and initialize the data interface, the SPI commands listed i[n Table 24](#page-38-0) are recommended. At a minimum, the profile memory for an index of 0 must be written (Address 0xF00 to Address 0xF03). If additional profiles and coefficient memory are required, these can be written after Profile Memory 0.

### **Address Value Description** 0x000 0x3C Initiates SPI reset 0x002 | 0x0X (default) | Sets speed mode to 40 MHz 0x0FF 0x01 Enables speed mode change (required after Register 0x002 writes) 0x004 0x0F Sets local registers to all channels 0x005 0x3F 3ets local registers to all channels 0x113 0x00 Bypasses RF decimator; enable digital HPF 0x011  $\big|$  0x06 (default) Sets LNA gain = 21.6 dB, VGA gain = external, and PGA gain = 24 dB 0xF00 0xFF continuous run mode enabled; do not power down channels (POWER\_STOP LSB) 0xF01 0x7F continuous run mode enabled; do not power down channels (POWER\_STOP MSB) 0xF02 0x00 Powers up all channels 0 clock cycles after TX\_TRIG± (POWER\_STOP LSB) 0xF03 | 0x80 | Digital high-pass bypassed (POWER\_STOP MSB)  $0x10C<sup>1</sup>$  0x00 (default) Sets the profile index (required after profile memory writes) 0x014 0x00 | Sets output data format 0x008 0x00 TGC run mode<sup>2</sup> 0x021 0x05 14 bits, 8 lanes, frame clock output (FCO) covers entire frame 0x199 | 0x80 | Enables automatic clocks per sample calculation 0x19B | 0x50 | Serial format 0x188 0x01 Enables start code 0x18B 0x27 Sets start code MSB 0x18C | 0x72 | Sets start code LSB 0x182 0x82 Autoconfigures PLL  $0x10C^3$  |  $0x20$  | Sets SPI TX\_TRIG and profile index 0x00F 0x18 (default) Sets low-pass filter cutoff frequency and bandwidth mode 0x02B 0x40 Sets analog LPF and HPF to defaults, tune filters<sup>4</sup>

#### <span id="page-38-0"></span>**Table 24. SPI Write Start-Up Sequence Example**

<sup>1</sup> Setting the profile index requires an additional SPI write in SPI MSB mode before the chip runs to complete the current profile buffer update.

<sup>2</sup> Running the chip from full power-down mode requires 375 µs wake-up time, as listed in Table 3.

<sup>3</sup> Software TX\_TRIG switches the demodulator/decimator digital block to a running state. The software TX\_TRIG signal may not be needed if a hardware TX\_TRIG signal is used to run the digital block.

<sup>4</sup> Tuning the filters requires 512 ADC clock cycles.

#### <span id="page-39-0"></span>**Table 25. Memory Map Registers**















### <span id="page-45-0"></span>**MEMORY MAP REGISTER DESCRIPTIONS**

For more information about the SPI memory map and other functions, consult the [AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD9674.pdf) *Interfacing to High Speed ADCs via SPI*.

#### *Transfer (Register 0x0FF)*

All registers except Register 0x002 update as soon as they are written. Writing to Register 0x0FF (the value written is don't care) initializes and updates the speed mode (Address 0x002) and resets all other registers to their default values (analog and ADC registers only, and not JESD204B registers, Register 0x000 or Register 0x002).

Set the speed mode in Register 0x002 and write to Register 0x0FF at the beginning of the setup of the SPI writes after the device is powered up to avoid rewriting other registers after Register 0x0FF is written.

#### *Profile Index and Manual TX\_TRIG (Register 0x10C)*

The vector profile is selected using the profile index in Register 0x10C, Bits[4:0]. The manual TX\_TRIG control in Bit 5 generates a TX\_TRIG signal internal to the device. This signal is asynchronous to the ADC sample clock. Therefore, it cannot be used to align the data output or initiate advanced power mode across multiple devices in the system. The external pin driven TX\_TRIG± control is recommended for systems that require synchronization of these features across multipl[e AD9674](http://www.analog.com/AD9674?doc=AD9674.pdf) devices.

## <span id="page-46-0"></span>OUTLINE DIMENSIONS



*(BC-144-1) Dimensions shown in millimeters* 

#### <span id="page-46-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.



Rev. A | Page 47 of 47

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/Analog-Devices): [AD9674KBCZ](https://www.mouser.com/access/?pn=AD9674KBCZ)