

32-Mbit (2M \times 16/4M \times 8) Static RAM

Features

- Thin small outline package TSOP I configurable as 2M × 16 or as 4M × 8 static RAM (SRAM)
- Very high speed ☐ 55 ns
- Wide voltage range ☐ 2.2 V to 3.6 V
- Ultra low standby power
 - Typical standby current: 3 μA
 - Maximum standby current: 25 μA
- Ultra low active power
 - □ Typical active current: 10 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} Features
- Automatic power down when deselected
- Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-pin TSOP I package and 48-ball FBGA package

Functional Description


The CY62177EV30 is a high performance CMOS static RAM organized as 2M words by 16 bits and 4M words by 8 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life[™] (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected ($\overline{\text{CE}}_1$ HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: deselected ($\overline{\text{CE}}_1$ HIGH or CE_2 LOW), outputs are disabled ($\overline{\text{OE}}$ HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation ($\overline{\text{CE}}_1$ LOW, CE_2 HIGH and WE LOW).

To write to the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE_2 $\underline{\text{HIGH}}$) and Write Enable ($\overline{\text{WE}}$) input LOW. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_2$ 0). If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from I/O pins (I/O $_8$ through I/O $_1$ 5) is written to the location specified on the address pins (A $_0$ through A $_2$ 0). To read from the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and $\overline{\text{CE}}_2$ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O $_0$ to I/O $_7$. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O $_8$ to I/O $_1$ 5. See the Truth Table on page 11 for a complete description of read and write modes.

Pin #13 of the 48 TSOP I package is an DNU pin that must be left floating at all times to ensure proper application.

For a complete list of related resources, click here.

Logic Block Diagram



Cypress Semiconductor Corporation
Document Number: 001-09880 Rev. *Q

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

CY62177EV30 MoBL



Contents

Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	12
Package Diagram	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	



Pin Configurations

Figure 1. 48-pin TSOP I pinout (Front View) [1, 2]





Figure 2. 48-ball FBGA pinout (Top View)



Product Portfolio

							Power Di	ssipation		
Product	V _{CC} Range (V)			Speed (ns)	Operating I _{CC} (mA)			- Standby I _{SB2} (μ A)		
Floudet					f = 1	MHz	f = 1	Max	Stariuby	'SB2 (μA)
	Min	Typ ^[3]	Max		Typ ^[3]	Max	Typ ^[3]	Max	Typ [3]	Max
CY62177EV30LL	2.2	3.0	3.6	55	10	18	35	45	3	25

- 1. DNU Pin# 13 needs to be left floating to ensure proper application.
- 2. The $\overline{\text{BYTE}}$ pin in the 48-pin TSOP I package has to be tied to V_{CC} to use the device as a 2M × 16 SRAM.
- The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 4M × 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used.

 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with power applied-55 °C to +125 °C to ground potential ^[4, 5]-0.3 V to V_{CC(max)} + 0.3 V DC voltage applied to outputs in High Z state $^{[4,\;5]}$ -0.3 V to V_CC(max) + 0.3 V

DC input voltage [4, 5]0.3 V to V _{CC(max)} + 0.3 V
Output current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, method 3015)
Latch-up current> 140 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[6]	
CY62177EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

Electrical Characteristics

Over the Operating Range

Downwoodow	Decembries	Took Co	m diti a m a	55 ns			
Parameter	Description	Test Co	onditions	Min	Typ [7]	Max	Unit
V _{OH}	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$	V _{CC} = 2.20 V	2.0	-	-	V
		$I_{OH} = -1.0 \text{ mA}$	V _{CC} = 2.70 V	2.4	-	_	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	V _{CC} = 2.20 V	_	-	0.4	V
		I _{OL} = 2.1 mA	V _{CC} = 2.70 V	_	-	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.	7 V	1.8	-	V _{CC} + 0.3	V
		V _{CC} = 2.7 V to 3.6	2.2	-	V _{CC} + 0.3	V	
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.	-0.3	-	0.6	V	
		V _{CC} = 2.7 V to 3.6	6 V	-0.3	-	0.7 ^[8]	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_CC$		–1	-	+1	μΑ
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, Output Disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{Max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$ $I_{OUT} = 0 \text{ mA}$	_	35	45	mA
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	10	18	mA
I _{SB2} ^[9, 10]	Automatic CE power down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$	V or CE ₂ ≤ 0.2 V or	_	3	25	μΑ
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$					
		$V_{IN} \ge V_{CC} - 0.2 \text{ V}$ $V_{CC} = 3.7 \text{ V}$	or $V_{IN} \le 0.2 \text{ V}, f = 0,$				

- $V_{IL(min)}$ = -2.0 V for pulse durations less than 20 ns.

- V_{IL(min)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V.
- 9. The BYTE pin in the 48-pin TSOP I package has to be tied to V_{CC} to use the device as a 2M × 16 SRAM.
 - The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the \overline{BYTE} signal to V_{SS} . In the 4M × 8 configuration, Pin 45 is A21, while \overline{BHE} , \overline{BLE} , and I/O₈ to I/O₁₄ pins are not used.
- 10. Chip enables ($\overline{\text{CE}}_1$ and CE_2), $\overline{\text{BYTE}}$, and Byte Enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the I_{SB2}/I_{CCDR} spec. Other inputs can be left floating.

Document Number: 001-09880 Rev. *Q



Capacitance


Parameter [11]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	15	pF
C _{OUT}	Output capacitance		15	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	FBGA	TSOP I	Unit
U/A		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	54.8	54.42	°C/W
Θ JC	Thermal resistance (junction to case)		11.9	9.4	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Parameter	2.5 V	3.3 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

^{11.} Tested initially and after any design or process changes that may affect these parameters.



Data Retention Characteristics


Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[12]	Max	Unit
V_{DR}	V _{CC} for data retention		1.5	-	_	V
I _{CCDR} [13]	Data retention current	V _{CC} = 1.5 V,	_	_	20	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V} \text{or} \text{CE}_2 \le 0.2 \text{V}, \text{or}$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[14]	Chip deselect to data retention time		0	_	_	ns
t _R ^[15]	Operation recovery time		55	_	_	ns

Data Retention Waveform

 V_{CC}

CE₁ or
BHE.BLE
or
CE₂



Notes

^{12.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.

^{13.} Chip enables ($\overline{\text{CE}}_1$ and CE_2), $\overline{\text{BYTE}}$, Address Pin A₂₀ and Byte Enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the I_{SB2}/I_{CCDR} spec. Other inputs

^{14.} Tested initially and after any design or process changes that may affect these parameters.

^{15.} Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \,\mu s$ or stable at $V_{CC(min)} \ge 100 \,\mu s$.

^{16.} BHE. BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter [17]	Description	55	ns	
Parameter	Description	Min	Max	Unit
Read Cycle			•	_
t _{RC}	Read cycle time	55	_	ns
t _{AA}	Address to data valid	-	55	ns
t _{OHA}	Data hold from address change	4	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	55	ns
t _{DOE}	OE LOW to data valid	-	25	ns
t _{LZOE}	OE LOW to LOW Z [18]	5	_	ns
t _{HZOE}	OE HIGH to High Z [18, 19]	-	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[18]	10	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z [18, 19]	-	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power up	0	_	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power down	-	55	ns
t _{DBE}	BLE/BHE LOW to data valid	-	55	ns
t _{LZBE}	BLE/BHE LOW to Low Z [18]	10	_	ns
t _{HZBE}	BLE/BHE HIGH to HIGH Z [18, 19]	-	18	ns
Write Cycle [20, 2	1]			
t _{WC}	Write cycle time	55	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	40	_	ns
t _{AW}	Address setup to write end	40	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	WE pulse width	40	_	ns
t _{BW}	BLE/BHE LOW to write end	40	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from Write End	0	_	ns
t _{HZWE}	WE LOW to High Z [18, 19]	_	20	ns
t _{LZWE}	WE HIGH to Low Z [18]	10	_	ns

^{17.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V_{TH}, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 3 on page 5.

18. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any given device.

device.

 $^{19.\} t_{HZOE}, t_{HZOE}, t_{HZBE}, and\ t_{HZWE}\ transitions\ are\ measured\ when\ the\ outputs\ enter\ a\ high\ impedence\ state.$

^{20.} The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates

^{21.} The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) $^{[22,\ 23]}$





Figure 6. Read Cycle No. 2 (OE Controlled) [23, 24]



^{22.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE}_2 = V_{IH}$.

^{23.} WE is HIGH for read cycle.
24. Address valid prior to or coincident with CE₁, BHE, BLE transition LOW and CE₂ transition HIGH.

 t_{HD}



ADDRESS

CE₁

 CE_2

WE

BHE/BLE

DATA I/O

XŃÒTÉ 28

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[25,\ 26,\ 27,\ 28]}$ SCE t_{HA} t_{PWE} t_{BW}

VALID DATA

Figure 8. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [25, 26, 27, 28] twc **ADDRESS** t_{SCE} CE_2 t_{PWE} WE BHE/BLE t_{BW} t_{HD} VALID DATA DATA I/O NOTE 28

Notes

t_{HZOE}

^{25.} The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates

^{26.} Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

27. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.

28. During this period the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [29]





Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [29, 32]





Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Input/Output	Mode	Power
Н	X ^[32]	Х	Х	X ^[32]	X ^[32]	High Z	Deselect/Power Down	Standby (I _{SB})
X ^[32]	L	Χ	Х	X ^[32]	X ^[32]	High Z	Deselect/Power Down	Standby (I _{SB})
X ^[32]	X ^[32]	Χ	Х	Н	Н	High Z	Deselect/Power Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	High Z (I/O ₈ –I/O ₁₅); Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	High Z (I/O ₈ –I/O ₁₅); Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇)	Write	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})

Note
32. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62177EV30LL-55ZXI	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) Pb-free	Industrial
55	CY62177EV30LL-55BAXI	51-85191	48 ball FBGA (8 × 9.5 × 1.2 mm) Pb-free	Industrial

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagram

Figure 11. 48-ball FBGA (8 × 9.5 × 1.2 mm) Package Outline, 51-85191




51-85191 *C



Package Diagram (continued)

Figure 12. 48-pin TSOP I (12 × 18.4 × 1 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS			
STIMBOL	MIN.	NOM.	MAX.	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
С	0.10	_	0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
E	12.00 BASIC			
е	0.50 BASIC			
L.	0.50	0.60	0.70	
θ	0°	_	8	
R	0.08	_	0.20	
N		48		

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).

TO BE 0.07mm

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE CO. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE
MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

STATEMENT OF THE STATEMEN

6. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
WE	Write Enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
mA	milliampere		
ms	millisecond		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
ps	picosecond		
V	volt		
W	watt		



Document History Page

Revision	ECN	Submission Date	Description of Change
**	498562	08/31/2006	New data sheet.
*A	2544845	07/29/2008	Added 48-pin TSOP I package related information in all instances across the document. Removed 45 ns speed bin related information in all instances across the document. Added 70 ns speed bin related information in all instances across the document. Updated Electrical Characteristics: Added Note 10 and referred the same note in I _{SB2} parameter. Updated Ordering Information: Updated part numbers. Updated Package Diagram: Added spec 51-85183 *A.
*B	2589750	10/15/2008	Updated Pin Configurations: Updated Figure 1 (Changed pin functions of pin 10 from NC to A20 and pin 13 from A20 to DNU).
*C	2668432	03/03/2009	Removed 70 ns speed bin related information in all instances across the document. Added 55 ns speed bin related information in all instances across the document. Replaced 3.6 V with 3.7 V in V $_{CC}$ range in all instances across the document. Updated Electrical Characteristics: Changed maximum value of I $_{CC}$ parameter from 30 mA to 45 mA corresponding to Test Condition "f = f $_{(max)}$ ". Changed maximum value of I $_{CC}$ parameter from 2.8 mA to 4.5 mA corresponding to Test Condition "f = 1 MHz". Removed I $_{SB1}$ parameter and its details. Changed maximum value of I $_{SB2}$ parameter from 17 $_{\mu}$ A to 25 $_{\mu}$ A. Referred Note 9 in I $_{SB2}$ parameter. Updated Note 10.
*D	2779867	10/06/2009	Changed status from Preliminary to Final. Updated Electrical Characteristics: Added details of V_{IL} parameter corresponding to Test Condition "For TSOP I Package". Added Note 8 and referred the same note in maximum value of V_{IL} parameter corresponding to Test Condition "For TSOP I Package". Changed typical value of I_{CC} parameter from 28 mA to 35 mA corresponding to Test Condition "f = $f_{(max)}$ ". Changed typical value of I_{CC} parameter from 2.2 mA to 4.5 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of I_{CC} parameter from 4.5 mA to 5.5 mA corresponding to Test Condition "f = 1 MHz". Updated Capacitance: Changed maximum value of I_{CC} parameter from 10 pF to 15 pF. Updated Thermal Resistance: Replaced TBD with values in FBGA column. Updated Switching Characteristics: Changed minimum value of I_{CC} parameter from 10 ns to 6 ns. Completing Sunset Review.
*E	2899662	03/26/2010	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85191 – Changed revision from ** to *A. spec 51-85183 – Changed revision from *A to *B.



Document History Page (continued)

Document Title: CY62177EV30 MoBL, 32-Mbit (2M × 16/4M × 8) Static RAM Document Number: 001-09880			
Revision	ECN	Submission Date	Description of Change
*F	2927528	05/04/2010	Updated Electrical Characteristics: Updated Note 10. Updated Truth Table: Added Note 32 and referred the same note in respective places. Added Acronyms. Updated to new template.
*G	3177000	02/18/2011	Removed 48-ball FBGA package related information in all instances in the document. Updated Features (Removed 48-ball FBGA package related information). Updated Pin Configurations: Removed 48-ball FBGA package related information. Updated Note 1 (Replaced NC with DNU). Updated Electrical Characteristics (Updated details in "Test Conditions" column of I _{SB2} parameter). Updated Thermal Resistance (Removed 48-ball FBGA package related information). Updated Data Retention Characteristics (Updated details in "Conditions" column of I _{CCDR} parameter). Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Updated Package Diagram: Removed spec 51-85191 *A. Updated Acronyms. Added Units of Measure. Updated to new template.
*H	3295175	06/29/2011	Updated Functional Description: Removed Note "For best practice recommendations, refer to the Cypress application note System Design Guidelines." and its reference. Updated Package Diagram: spec 51-85183 – Changed revision from *B to *C.
*	3461953	12/22/2011	Included 48-ball FBGA package related information in all instances in the document. Updated Ordering Information: Updated part numbers. Updated Package Diagram: Added spec 51-85191 *B.
*J	4100342	08/21/2013	Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column. Updated Package Diagram: spec 51-85191 – Changed revision from *B to *C. Updated to new template. Completing Sunset Review.
*K	4111710	09/12/2013	Updated Electrical Characteristics: Updated Note 10. Updated Data Retention Characteristics: Updated Note 13.
*L	4355423	04/29/2014	Updated Electrical Characteristics: Updated Note 10 (Issue is fixed so pin A ₂₀ can be left floating in standby). Updated Switching Characteristics: Added Note 21 and referred the same note in Write Cycle (for t _{PWE} parameter in WE Controlled, OE LOW condition). Updated Switching Waveforms: Added Note 31 and referred the same note in Figure 10 (for t _{PWE} parameter in WE Controlled, OE LOW condition).



Document History Page (continued)

	ECN	Submission Date	Description of Change
*M	4567826	11/12/2014	Updated Features: Included 48-ball FBGA package related information. Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Maximum Ratings: Referred Notes 4, 5 in "Supply voltage to ground potential". Completing Sunset Review.
*N	5017414	11/17/2015	Updated Thermal Resistance: Replaced "2-layer" with "four-layer" in "Test Conditions" column. Changed value of Θ_{JA} parameter corresponding to TSOP I package from 44.66 °C/W to 55.91 °C/W. Changed value of Θ_{JC} parameter corresponding to TSOP I package from 12.12 °C/W to 9.39 °C/W. Updated Package Diagram: spec 51-85183 — Changed revision from *C to *D. Updated to new template. Completing Sunset Review.
*0	6073315	02/16/2018	Updated Package Diagram: spec 51-85183 – Changed revision from *D to *F. Updated to new template.
*P	6315809	09/26/2018	Updated Maximum Ratings: Changed value of Latch-up current from "> 200 mA" to "> 140 mA". Updated Operating Range: Replaced "2.2 V to 3.7 V" with "2.2 V to 3.6 V" under " V_{CC} " column. Updated Electrical Characteristics: Changed typical value of I_{CC} parameter from 4.5 mA to 10 mA corresponding to Tes Condition "f = 1 MHz". Changed maximum value of I_{CC} parameter from 5.5 mA to 12 mA corresponding to Tes Condition "f = 1 MHz". Updated Thermal Resistance: Changed value of Θ_{JA} parameter corresponding to FBGA package from 38.1 °C/W to 54.8 °C/W. Changed value of Θ_{JC} parameter corresponding to FBGA package from 7.54 °C/W to 11.9 °C/W. Changed value of Θ_{JC} parameter corresponding to TSOP I package from 55.91 °C/W to 54.42 °C/W. Changed value of Θ_{JC} parameter corresponding to TSOP I package from 9.39 °C/W to 9.4 °C/W. Updated Data Retention Characteristics: Changed maximum value of I_{CCDR} parameter from 17 μA to 20 μA. Updated Switching Characteristics: Removed Note "In an earlier revision of this device, under a specific application condition READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has beer fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production." and its reference in "Parameter" column Changed minimum value of I_{OHA} parameter from 6 ns to 4 ns. Completing Sunset Review.



Document History Page (continued)

Document Title: CY62177EV30 MoBL, 32-Mbit (2M × 16/4M × 8) Static RAM Document Number: 001-09880			
Revision	ECN	Submission Date	Description of Change
*Q	6692046	10/06/2019	Updated Product Portfolio: Changed maximum value of "Operating I _{CC} " under "Power Dissipation" from 12 mA to 18 mA corresponding to "f = 1 MHz". Updated Electrical Characteristics: Changed maximum value of I _{CC} parameter from 12 mA to 18 mA corresponding to Test Condition "f = 1 MHz". Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-09880 Rev. *Q Revised October 6, 2019 Page 20 of 20