


LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

- ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location
- ◆ High-speed access
 - *Commercial: 15/20/25/35/55ns (max.)*
 - *Industrial: 20/25/35/55ns (max.)*
 - *Military: 20/25/35/55ns (max.)*
- ◆ Low-power operation
 - *IDT7026S*
 - Active: 750mW (typ.)*
 - Standby: 5mW (typ.)*
 - *IDT7026L*
 - Active: 750mW (typ.)*
 - Standby: 1mW (typ.)*
- ◆ Separate upper-byte and lower-byte control for multiplexed bus compatibility
- ◆ IDT7026 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- ◆ $M/S = H$ for BUSY output flag on Master, $M/S = L$ for BUSY input on Slave
- ◆ On-chip port arbitration logic
- ◆ Full on-chip hardware support of semaphore signaling between ports
- ◆ Fully asynchronous operation from either port
- ◆ TTL-compatible, single 5V ($\pm 10\%$) power supply
- ◆ Available in 84-pin PGA and 84-pin PLCC
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ◆ Green parts available, see ordering information

Functional Block Diagram



NOTES:

1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
2. BUSY outputs are non-tri-stated push-pull.

2939 drw 01

MARCH 2018

Description

The IDT7026 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT7026 is designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDTMASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down

feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7026 is packaged in a ceramic 84-pin PGA, and a 84-pin PLCC. Military grade product is manufactured in compliance with MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Pin Configurations^(1,2,3)



NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. Package body is approximately 1.15 in x 1.15 in x .17 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Configurations^(1,2,3) (con't.)



2939 drw 03

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 1.12 in x 1.12 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
$\bar{C_E}_L$	$\bar{C_E}_R$	Chip Enable
$\bar{R_W}_L$	$\bar{R_W}_R$	Read/Write Enable
$\bar{O_E}_L$	$\bar{O_E}_R$	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
$\bar{S_E}_L$	$\bar{S_E}_R$	Semaphore Enable
$\bar{U_B}_L$	$\bar{U_B}_R$	Upper Byte Select
$\bar{L_B}_L$	$\bar{L_B}_R$	Lower Byte Select
$\bar{B_U}_L$	$\bar{B_U}_R$	Busy Flag
M/\bar{S}		Master or Slave Select
VCC		Power
GND		Ground

2939 tbl 01

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V \pm 10%
Commercial	0°C to +70°C	0V	5.0V \pm 10%
Industrial	-40°C to +85°C	0V	5.0V \pm 10%

2939 tbl 02a

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 3dV$	9	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 3dV$	10	pF

2939 tbl 03

NOTES:

1. This parameter is determined by device characterization but is not production tested.
2. 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Truth Table I – Non-Contention Read/Write Control

Inputs ⁽¹⁾						Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O₈₋₁₅	I/O₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power-Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

2939 tbl 04

NOTE:

1. $A_{0L} - A_{13L} \neq A_{0R} - A_{13R}$.

Truth Table II – Semaphore Read/Write Control⁽¹⁾

Inputs						Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O₈₋₁₅	I/O₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	↑	X	X	X	L	DATA _{IN}	DATA _{IN}	Write I/O into Semaphore Flag
X	↑	X	H	H	L	DATA _{IN}	DATA _{IN}	Write I/O into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2939 tbl 05

NOTE:

1. There are eight semaphore flags written to via I/O₀ and read from all I/O's (I/O₀-I/O₁₅). These eight semaphores are addressed by A₀ - A₂.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

2939 tbl 06a

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq 20\text{mA}$ for the period of $V_{TERM} \geq V_{CC} + 10\%$.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2939 tbl 07

NOTES:

1. V_{IL} \geq -1.5V for pulse width less than 10ns.
2. V_{TERM} must not exceed V_{CC} + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{CC} = 5.0V \pm 10%)

Symbol	Parameter	Test Conditions	7026S		7026L		Unit
			Min.	Max.	Min.	Max.	
I _{IL}	Input Leakage Current ⁽¹⁾	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	10	—	5	µA
I _{OL}	Output Leakage Current	\overline{CE} = V _{IH} , V _{OUT} = 0V to V _{CC}	—	10	—	5	µA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2939 tbl 08

NOTE:

1. At V_{CC} = 2.0V, input leakages are undefined.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2939 tbl 09




Figure 1. AC Output Test Load




Figure 2. Output Test Load
(for t_{LZ}, t_{Hz}, t_{wz}, t_{ow})

* Including scope and jig.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (con't.) (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version	7026X15 Com'l Only		7026X20 Com'l, Ind & Military		7026X25 Com'l, Ind & Military		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L 190 190	325 285	180 180	315 275	170 170	305 265	mA
			MIL & IND	S L — —	— —	180 180	355 315	170 170	345 305	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $SEMR = SEM_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L 35 35	95 70	30 30	85 60	25 25	85 60	mA
			MIL & IND	S L — —	— —	30 30	100 80	25 25	100 80	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_A'' = V_{IL}$ and $\overline{CE}_B'' = V_{IH}^{(6)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $SEMR = SEM_L = V_{IH}$	COM'L	S L 125 125	220 190	115 115	210 180	105 105	200 170	mA
			MIL & IND	S L — —	— —	115 115	245 210	105 105	230 200	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $SEMR = SEM_L \geq V_{CC} - 0.2V$	COM'L	S L 1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
			MIL & IND	S L — —	— —	1.0 0.2	30 10	1.0 0.2	30 10	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}_A'' \leq 0.2V$ and $\overline{CE}_B'' \geq V_{CC} - 0.2V^{(5)}$ $SEMR = SEM_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S L 120 120	195 170	110 110	185 160	100 100	170 145	mA
			MIL & IND	S L — —	— —	110 110	210 185	100 100	200 175	

2939tbl10

Symbol	Parameter	Test Condition	Version	7026X35 Com'l, Ind & Military		7026X55 Com'l, Ind & Military		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L 160 160	295 255	150 150	270 230	mA
			MIL & IND	S L 160 160	335 295	150 150	310 270	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $SEMR = SEM_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L 20 20	85 60	13 13	85 60	mA
			MIL & IND	S L 20 20	100 80	13 13	100 80	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_A'' = V_{IL}$ and $\overline{CE}_B'' = V_{IH}^{(6)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $SEMR = SEM_L = V_{IH}$	COM'L	S L 95 95	185 155	85 85	165 135	mA
			MIL & IND	S L 95 95	215 185	85 85	195 165	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $SEMR = SEM_L \geq V_{CC} - 0.2V$	COM'L	S L 1.0 0.2	15 5	1.0 0.2	15 5	mA
			MIL & IND	S L 1.0 0.2	30 10	1.0 0.2	30 10	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}_A'' \leq 0.2V$ and $\overline{CE}_B'' \geq V_{CC} - 0.2V^{(5)}$ $SEMR = SEM_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S L 90 90	160 135	80 80	135 110	mA
			MIL & IND	S L 90 90	190 165	80 80	175 150	

2939tbl11

NOTES:

- 'X' in part numbers indicates power rating (S or L).
- V_{CC} = 5V, T_A = +25°C, and are not production tested. I_{CCDC} = 120mA (Typ.)
- At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
- f = 0 means no address or control lines change.

AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range⁽⁴⁾

Symbol	Parameter	7026X15 Com'l Only		7026X20 Com'l, Ind & Military		7026X25 Com'l, Ind & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	15	—	20	—	25	—	ns
t _{AA}	Address Access Time	—	15	—	20	—	25	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	15	—	20	—	25	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	15	—	20	—	25	ns
t _{AOE}	Output Enable Access Time	—	10	—	12	—	13	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	3	—	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	12	—	15	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	15	—	20	—	25	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	10	—	10	—	12	—	ns
t _{SAA}	Semaphore Address Access Time	—	15	—	20	—	25	ns

2939 tbl 12a


Symbol	Parameter	7026X35 Com'l, Ind & Military		7026X55 Com'l, Ind & Military		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	35	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	35	—	55	ns

2939 tbl 12b

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$.
4. 'X' in part numbers indicates power rating (S or L).

WAVEFORM OF READ CYCLES⁽⁵⁾




2939 drw 06

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\overline{SEM} = V_{IH}$.

Timing of Power-Up Power-Down



2939 drw 07

AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage^(5,6)

Symbol	Parameter	7026X15 Com'l Only		7026X20 Com'l, Ind & Military		7026X25 Com'l, Ind & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t _{WC}	Write Cycle Time	15	—	20	—	25	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	12	—	15	—	20	—	ns
t _{AW}	Address Valid to End-of-Write	12	—	15	—	20	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	15	—	20	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	10	—	15	—	15	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	12	—	15	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	10	—	12	—	15	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	5	—	5	—	5	—	ns
t _{SPS}	SEM Flag Contention Window	5	—	5	—	5	—	ns

3199 tbl 13a


Symbol	Parameter	7026X35 Com'l, Ind & Military		7026X55 Com'l, Ind & Military		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	25	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	15	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	5	—	5	—	ns
t _{SPS}	SEM Flag Contention Window	5	—	5	—	ns

2939 tbl 13b

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, **R/W** Controlled Timing^(1,5,8)



2939 drw 08

Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing^(1,5)




2939 drw 09

NOTES:

1. R/W or CE or UB and LB = V_{IH} during all address transitions.
2. A write occurs during the overlap (tew or twp) of a V_{IL} CE = V_{IL} and R/W = V_{IL} for memory array writing cycle.
3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going V_{IH} to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM = V_{IL} transition occurs simultaneously with or after the R/W = V_{IL} transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/W.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If OE = V_{IL} during R/W controlled write cycle, the write pulse width must be the larger of twp or (tew + tdw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE = V_{IH} during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, CE = V_{IL} and SEM = V_{IH}. To access semaphore, CE = V_{IH} and SEM = V_{IL}. tew must be met for either condition.

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




2939 drw 10

NOTES:

1. $\overline{CE} = V_{IH}$ or $\overline{UB} = V_{IH}$ for the duration of the above timing (both write and read cycle).

2. "DATAOUT VALID" represents all I/O's (I/O₀-I/O₁₅) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



2939 drw 11

NOTES:

1. DOR = DOL = V_{IL} , $\overline{CE}_R = \overline{CE}_L = V_{IH}$, or both $\overline{UB} & \overline{LB} = V_{IH}$.

2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

3. This parameter is measured from $R/W^"-A"$ or $\overline{SEM}^"-A"$ going HIGH to $R/W^"-B"$ or $\overline{SEM}^"-B"$ going HIGH.

4. If tSPS is not satisfied, there is no guarantee which side will be granted the semaphore flag.

AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range^(6,7)

Symbol	Parameter	7026X15 Com'l Only		7026X20 Com'l, Ind & Military		7026X25 Com'l, Ind & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M/S=VIH)								
tbAA	BUSY Access Time from Address Match	—	15	—	20	—	20	ns
tbDA	BUSY Disable Time from Address Not Matched	—	15	—	20	—	20	ns
tbAC	BUSY Access Time from Chip Enable Low	—	15	—	20	—	20	ns
tbDC	BUSY Access Time from Chip Enable High	—	15	—	17	—	17	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tbDD	BUSY Disable to Valid Data	—	18	—	30	—	30	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	12	—	15	—	17	—	ns
BUSY TIMING (M/S=VIL)								
twB	BUSY Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	12	—	15	—	17	—	ns
PORT-TO-PORT DELAY TIMING								
twDD	Write Pulse to Data Delay ⁽¹⁾	—	30	—	45	—	50	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	25	—	30	—	35	ns

2939 tbl 14a


Symbol	Parameter	7026X35 Com'l, Ind & Military		7026X55 Com'l, Ind & Military		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/S=VIH)						
tbAA	BUSY Access Time from Address Match	—	20	—	45	ns
tbDA	BUSY Disable Time from Address Not Matched	—	20	—	40	ns
tbAC	BUSY Access Time from Chip Enable Low	—	20	—	40	ns
tbDC	BUSY Access Time from Chip Enable High	—	20	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tbDD	BUSY Disable to Valid Data ⁽³⁾	—	35	—	40	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	25	—	25	—	ns
BUSY TIMING (M/S=VIL)						
twB	BUSY Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}^{(5)}$	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
twDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	45	—	65	ns

2939tbl 14b

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
2. To ensure that the earlier of the two ports wins.
3. t_{DD} is a calculated parameter and is the greater of 0, $t_{WDD} - t_{WP}$ (actual), or $t_{DDD} - t_{DW}$ (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part numbers indicates power rating (S or L).
7. Industrial temperature: for other speeds, packages and powers contact your sales office.

Timing Waveform of Write with Port-to-Port Read and **BUSY** ($M/\bar{S} = V_{IH}$)^(2,4,5)




NOTES:

1. To ensure that the earlier of the two ports wins, tAPs is ignored for $M/\bar{S} = V_{IL}$ (slave).
2. $\bar{CE}_L = \bar{CE}_R = V_{IL}$.
3. $OE = V_{IL}$ for the reading port.
4. If $M/\bar{S} = V_{IL}$ (slave), **BUSY** is an input. Then for this example $\bar{BUSY}^{(A)} = V_{IH}$ and $\bar{BUSY}^{(B)} = V_{IL}$ input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2939 drw 12

Timing Waveform of Write with **BUSY** ($M/\bar{S} = V_{IL}$)




2939 drw 13


NOTES:

1. t_{WH} must be met for both **BUSY** input (SLAVE) and output (MASTER).
2. **BUSY** is asserted on port "B" blocking **R/W"B"**, until **BUSY"B"** goes HIGH.
3. twb is only for the "SLAVE" version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing ($M/\bar{S} = V_{IH}$)⁽¹⁾



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing ($M/\bar{S} = V_{IH}$)⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the **BUSY** signal will be asserted on one side or another but there is no guarantee on which side **BUSY** will be asserted.

Truth Table III — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2939 tbl 15

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7026.
2. There are eight semaphore flags written to via I/O and read from all I/O's (I/O0-I/O15). These eight semaphores are addressed by A0 - A2.
3. $\bar{CE} = V_{IH}$, $\bar{SEM} = V_{IL}$ to access the semaphores. Refer to the semaphore Read/Write Control Truth Table.

Truth Table IV — Address **BUSY** Arbitration

Inputs			Outputs		Function
CE_L	CE_R	AOL-A13L AOR-A13R	BUSY_L⁽¹⁾	BUSY_R⁽¹⁾	Function
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

2939 Ibl 16

NOTES:

1. Pins **BUSY_L** and **BUSY_R** are both outputs when the part is configured as a master. Both are inputs when configured as a slave. **BUSY_x** outputs on the IDT7026 are push pull, not open drain outputs. On slaves the **BUSY_x** input internally inhibits writes.
2. LOW if the inputs to the opposite port were stable prior to the address and enable inputs of this port. HIGH if the inputs to the opposite port became stable after the address and enable inputs of this port. If TAPS is not met, either **BUSY_L** or **BUSY_R** = LOW will result. **BUSY_L** and **BUSY_R** outputs cannot be LOW simultaneously.
3. Writes to the left port are internally ignored when **BUSY_L** outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when **BUSY_R** outputs are driving LOW regardless of actual logic level on the pin.

Functional Description

The IDT7026 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7026 has an automatic power down feature controlled by **CE**. The **CE** controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (**CE** = **VIH**). When a port is enabled, access to the entire memory array is permitted.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The **BUSY** pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a **BUSY** indication, the write signal is gated internally to prevent the write from proceeding.

The use of **BUSY** logic is not required or desirable for all applications. In some cases it may be useful to logically OR the **BUSY** outputs together and use any **BUSY** indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of **BUSY** logic is not desirable, the **BUSY** logic can be disabled by placing the part in slave mode with the **M/S** pin. Once in slave mode the **BUSY** pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the **BUSY** pins HIGH. If desired, unintended write operations can be prevented to a port by tying the **BUSY** pin for that port LOW.

The **BUSY** outputs on the IDT 7026 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the **BUSY** indication for the resulting array requires the use of an external AND gate.

Width Expansion with **BUSY** Logic Master/Slave Arrays

When expanding an IDT7026 RAM array in width while using **BUSY** logic, one master part is used to decide which side of the RAM array will receive a **BUSY** indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the **BUSY** signal as a write inhibit signal. Thus on the IDT7026 RAM the **BUSY** pin is an output if the part is used as a master (**M/S** pin = **VIH**), and the **BUSY** pin is an input if the part used as a slave (**M/S** pin = **VIL**) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating **BUSY** on one side of the




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7026 RAMs.

array and another master indicating **BUSY** on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The **BUSY** arbitration on a master is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a **BUSY** flag to be output from the master before the actual write pulse can be initiated with either the **R/W** signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT7026 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts.

in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where \overline{CE} and $\overline{SEM} = V_{IH}$.

Systems which can best use the IDT7026 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7026's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7026 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7026 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and \overline{RW}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A_0 - A_2$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D_0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a

one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that




Figure 4. IDT7026 Semaphore Logic

semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7026's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K

section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices have determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

Ordering Information



NOTES:

1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.
2. Green parts available. For specific speeds, packages and powers contact your local sales office

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

2939 drw 18

Datasheet Document History

01/14/99: Initiated datasheet document history
Converted to new format
Cosmetic and typographical corrections
Pages 2 and 3 Added additional notes to pin configurations

060/3/99: Changed drawing format
Page 1 Corrected DSC number

03/10/00: Added Industrial Temperature Ranges and removed related notes
Replaced IDT logo
Page 1 Fixed format in Features
Changed ±200mV to 0mV in notes

05/22/00: Page 3 Clarified TA parameter
Page 6 DC Electrical parameters—changed wording from "open" to "disabled"

11/20/01: Page 1 & 18 Verified accuracy of Industrial temp information throughout datasheet and updated with registered logo
Page 2 & 3 Added date revision for pin configurations

01/29/09: Page 18 Removed "IDT" from orderable part number

08/05/15: Page 1 In Features: Added text: "Green parts available, see ordering information".
Page 2 In Descriptions: Removed IDT in reference to fabrication
Page 2 & 18 The package code J84-1 changed to J84 to match standard package codes
Page 3 & 18 The package code G84-1 changed to G84 to match standard package codes
Page 18 Added Green and Tape & Reel indicators to the Ordering Information and updated footnotes

03/07/18: Product Discontinuation Notice - PDN# SP-17-02
Last time buy expires June 15, 2018



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:

408-284-2794
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

7026L35GB 7026S20J8 7026S25J8 7026L25GB 7026L25J8 7026L20JI8 7026S20J 7026S20G 7026S25G
7026S25J 7026S55J 7026S35J 7026S35G 7026S15J 7026L55J 7026L25G 7026L25J 7026L15J 7026L35G
7026L35J 7026L35J8 7026L20J 7026S35J8 7026L20G 7026S55JI 7026L20J8 7026S55JI8 7026L55J8
7026S55J8 7026L20JI 7026L15J8 7026S15J8 7026L15JG8 7026L20JGI8 7026L20JGI 7026L15JG