Complementary Plastic Power Transistors

NPN/PNP Silicon DPAK For Surface **Mount Applications**

MJD200 (NPN), MJD210 (PNP)

Designed for low voltage, low-power, high-gain audio amplifier applications.

Features

- High DC Current Gain
- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Low Collector-Emitter Saturation Voltage
- High Current-Gain Bandwidth Product
- Annular Construction for Low Leakage
- Epoxy Meets UL 94 V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Base Voltage	V_{CB}	40	Vdc
Collector-Emitter Voltage	V _{CEO}	25	Vdc
Emitter-Base Voltage	V_{EB}	8.0	Vdc
Collector Current – Continuous	I _C	5.0	Adc
Collector Current - Peak	I _{CM}	10	Adc
Base Current	Ι _Β	1.0	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	12.5 0.1	W W/°C
Total Power Dissipation (Note 1) @ T _A = 25°C Derate above 25°C	P _D	1.4 0.011	W W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C
ESD - Human Body Model	HBM	3B	V
ESD – Machine Model	MM	С	V


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

SILICON **POWER TRANSISTORS 5 AMPERES 25 VOLTS, 12.5 WATTS**





MARKING DIAGRAM



= Assembly Location

= Year

= Work Week

x = 1 or 0

= Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	10	°C/W
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	89.3	°C/W

1


^{1.} These ratings are applicable when surface mounted on the minimum pad sizes recommended.

^{2.} These ratings are applicable when surface mounted on the minimum pad sizes recommended.


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector–Emitter Sustaining Voltage (Note 3) (I _C = 10 mAdc, I _B = 0)	V _{CEO(sus)}	25	-	Vdc	
Collector Cutoff Current $(V_{CB} = 40 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 40 \text{ Vdc}, I_E = 0, T_J = 125^{\circ}\text{C})$	I _{CBO}	_ _ _	100 100	nAdc μAdc	
Emitter Cutoff Current (V _{BE} = 8 Vdc, I _C = 0)	I _{EBO}	-	100	nAdc	
ON CHARACTERISTICS					
C Current Gain (Note 3), $ \begin{array}{l} (I_C=500 \text{ mAdc, } V_{CE}=1 \text{ Vdc)} \\ (I_C=2 \text{ Adc, } V_{CE}=1 \text{ Vdc)} \\ (I_C=5 \text{ Adc, } V_{CE}=2 \text{ Vdc)} \end{array} $	h _{FE}	70 45 10	- 180 -	-	
	V _{CE(sat)}	- - -	0.3 0.75 1.8	Vdc	
Base-Emitter Saturation Voltage (Note 3) (I _C = 5 Adc, I _B = 1 Adc)	V _{BE(sat)}	-	2.5	Vdc	
Base–Emitter On Voltage (Note 3) (I _C = 2 Adc, V _{CE} = 1 Vdc)	V _{BE(on)}	-	1.6	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain - Bandwidth Product (Note 4) (I _C = 100 mAdc, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	65	-	MHz	
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$) MJD200 MJD210, NJVMJD210T4G	C _{ob}	- -	80 120	pF	

^{3.} Pulse Test: Pulse Width = 300 μ s, Duty Cycle \approx 2%. 4. f_T = $|h_{fe}| \bullet f_{test}$.







 R_{B} and R_{C} VARIED TO OBTAIN DESIRED CURRENT LEVELS

D₁ MUST BE FAST RECOVERY TYPE, e.g.: 1N5825 USED ABOVE $I_B \approx 100 \text{ mA}$ MSD6100 USED BELOW $I_B \approx 100 \ mA$

FOR PNP TEST CIRCUIT, REVERSE ALL POLARITIES

Figure 2. Switching Time Test Circuit




Figure 3. Turn-On Time

Figure 4. Turn-Off Time




Figure 5. DC Current Gain




Figure 6. "On" Voltage




Figure 7. Temperature Coefficients




Figure 8. Thermal Response




Figure 9. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 9 is based on $T_{J(pk)} = 150^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 8. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 10. Capacitance

ORDERING INFORMATION

Device	Package Type	Shipping [†]
MJD200G	DPAK (Pb-Free)	75 Units / Rail
MJD200RLG	DPAK (Pb-Free)	1,800 / Tape & Reel
MJD200T4G	DPAK (Pb-Free)	2,500 / Tape & Reel
MJD210G	DPAK (Pb-Free)	75 Units / Rail
MJD210RLG	DPAK (Pb-Free)	1,800 / Tape & Reel
MJD210T4G	DPAK (Pb-Free)	2,500 / Tape & Reel
NJVMJD210T4G*	DPAK (Pb-Free)	2,500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP

Capable



A1

DETAIL A ROTATED 90° CW

DPAK (SINGLE GAUGE) CASE 369C

BOTTOM VIEW

ALTERNATE CONSTRUCTIONS

DATE 21 JUL 2015

- IOTES. 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-


- MENSIONS b3, L3 and Z.

 Jimensions b And E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.


 MENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIMETERS	
DIM	MIN MAX		MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



GENERIC MARKING DIAGRAM*




XXXXXX = Device Code

= Assembly Location Α = Wafer Lot L Υ = Year = Work Week WW G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking.

ISSUE F



STYLE 1: PIN 1. BASE 2. COLLE 3. EMITTI 4. COLLE	ER 3.		STYLE 3: PIN 1. ANODI 2. CATHO 3. ANODI 4. CATHO	E DDE E	TYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLEC 3. EMITTER 4. COLLEC	TOR 2	E 8: 1. N/C 2. CATHODE 3. ANODE 4. CATHODE	3. F		STYLE 10: PIN 1. CATHODE 2. ANODE T 3. CATHODE 4. ANODE

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle	'	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. F versions are uncontrolled except when stamp		
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOUNT		PAGE 1 OF 2	



DOCUMENT	NUMBER:
98AON10527	7D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
А	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: a Phone: 00421 33 790 2910

Phone: 011 421 33 790 2910 For additional information, please contact your local Sales Representative