

Freescale Semiconductor Addendum

Document Number: QFN\_Addendum Rev. 0, 07/2014

# Addendum for New QFN Package Migration

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to Freescale.com and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.



© Freescale Semiconductor, Inc., 2014. All rights reserved.



\_\_\_\_\_

| Part Number   | Package Description | Original (gold wire)<br>package document number | Current (copper wire)<br>package document number |
|---------------|---------------------|---|--|
| MC68HC908JW32 | 48 QFN              | 98ARH99048A                                     | 98ASA00466D                                      |
| MC9S08AC16    |                     |   |  |
| MC9S908AC60   |                     |   |  |
| MC9S08AC128   |                     |   |  |
| MC9S08AW60    |                     |   |  |
| MC9S08GB60A   |                     |   |  |
| MC9S08GT16A   |                     |   |  |
| MC9S08JM16    |                     |   |  |
| MC9S08JM60    |                     |   |  |
| MC9S08LL16    |                     |   |  |
| MC9S08QE128   |                     |   |  |
| MC9S08QE32    |                     |   |  |
| MC9S08RG60    |                     |   |  |
| MCF51CN128    |                     |   |  |
| MC9RS08LA8    | 48 QFN              | 98ARL10606D                                     | 98ASA00466D                                      |
| MC9S08GT16A   | 32 QFN              | 98ARH99035A                                     | 98ASA00473D                                      |
| MC9S908QE32   | 32 QFN              | 98ARE10566D                                     | 98ASA00473D                                      |
| MC9S908QE8    | 32 QFN              | 98ASA00071D                                     | 98ASA00736D                                      |
| MC9S08JS16    | 24 QFN              | 98ARL10608D                                     | 98ASA00734D                                      |
| MC9S08QB8     |                     |   |  |
| MC9S08QG8     | 24 QFN              | 98ARL10605D                                     | 98ASA00474D                                      |
| MC9S08SH8     | 24 QFN              | 98ARE10714D                                     | 98ASA00474D                                      |
| MC9RS08KB12   | 24 QFN              | 98ASA00087D                                     | 98ASA00602D                                      |
| MC9S08QG8     | 16 QFN              | 98ARE10614D                                     | 98ASA00671D                                      |
| MC9RS08KB12   | 8 DFN               | 98ARL10557D                                     | 98ASA00672D                                      |
| MC9S08QG8     |                     |   |  |
| MC9RS08KA2    | 6 DFN               | 98ARL10602D                                     | 98ASA00735D                                      |

### Freescale Semiconductor Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

# MC9S08QE32 Series Covers: MC9S08QE32 and MC9S08QE16

#### Features

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 50.33 MHz HCS08 CPU at 3.6 V to 2.4 V, 40 MHz CPU at 2.4 V to 2.1 V and 20 MHz CPU at 2.1 V to 1.8 V across temperature range of -40 °C to 85 °C
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Flash read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
- Two very low power stop modes
- Reduced power wait mode
- Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode.
- Very low power external oscillator that can be used in run, wait, and stop modes to provide accurate clock source to real time counter.
   6 µs typical wakeup time from stop3 mode
- Clock Source Options
  - Oscillator (XOSCVLP) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal clock source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports CPU frequencies from 4 kHz to 50.33 MHz.
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock.
  - Low-voltage warning with interrupt.
  - Low-voltage detection with reset or interrupt
  - Selectable trip points.
  - Illegal opcode detection with reset
  - Illegal address detection with reset
  - Flash block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus three breakpoints in on-chip debug module)

Document Number: MC9S08QE32 Rev. 7, 9/2011

# MC9S08QE32

48-QFN Case 1314 7 mm × 7 mm

32-LQFP Case 873A 7 mm × 7 mm 44-LQFP Case 824D 10 mm × 10 mm

28-SOIC Case 751F



32-QFN Case 1582 5 mm × 5 mm

- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- Peripherals
  - ADC 10-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
  - ACMPx Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
  - SCIx Two serial communications interface modules with optional 13-bit break. Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake on active edge.
  - SPI— One serial peripheral interface; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
  - IIC One IIC; up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
  - TPMx One 6-channel (TPM3) and two 3-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
  - RTC (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components; runs in all MCU modes
- Input/Output
  - 40 GPIOs, including 1 output-only pin and 1 input-only pin
  - 16 KBI interrupts with selectable polarity
  - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
  - 48-pin QFN, 44-pin LQFP, 32-pin LQFP/QFN, 28-pin SOIC

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.



© Freescale Semiconductor, Inc., 2008-2011. All rights reserved.



# **Table of Contents**

| 1 | MCL   | J Block Diagram                                  |
|---|-------|--|
| 2 | Pin / | Assignments                                      |
| 3 | Elec  | trical Characteristics                           |
|   | 3.1   | Introduction                                     |
|   | 3.2   | Parameter Classification                         |
|   | 3.3   | Absolute Maximum Ratings9                        |
|   | 3.4   | Thermal Characteristics                          |
|   | 3.5   | ESD Protection and Latch-Up Immunity 12          |
|   | 3.6   | DC Characteristics 12                            |
|   | 3.7   | Supply Current Characteristics 16                |
|   | 3.8   | External Oscillator (XOSCVLP) Characteristics 18 |
|   |       |  |

|   | 3.9 Internal Clock Source (ICS) Characteristics 19 |
|---|--|
|   | 3.10 AC Characteristics                            |
|   | 3.10.1Control Timing                               |
|   | 3.10.2TPM Module Timing 21                         |
|   | 3.10.3SPI Timing                                   |
|   | 3.11 Analog Comparator (ACMP) Electricals 26       |
|   | 3.12 ADC Characteristics                           |
|   | 3.13 Flash Specifications                          |
| 4 | Ordering Information                               |
| 5 | Package Information                                |
|   | 5.1 Mechanical Drawings 30                         |

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

| Revision | Date       | Description of Changes  |
|----------|------------|---|
| 1        | 7/2/2008   | Initial public released.  |
| 2        | 10/7/2008  | Updated the Stop2 and Stop3 mode supply current, and RI <sub>DD</sub> in FEI mode with all modules<br>on at 25.165 MHz in the Table 8 Supply Current Characteristics.<br>Replaced the stop mode adders section from Table 8 with an individual Table 9 Stop Mode<br>Adders with new specifications. |
| 3        | 11/4/2008  | Updated operating voltage in Table 7.   |
| 4        | 5/4/2009   | Added 10×10 mm information to 44 LQFP in the front page.<br>In Table 7, added $II_{OZTOT}I$ .<br>In Table 11, updated typicals and Max. for $t_{IRST.}$<br>In Table 16, removed the Rev. Voltage High item.<br>Updated Table 17.  |
| 5        | 8/27/2009  | Updated f <sub>int_t</sub> and f <sub>int_ut</sub> in the Table 11.   |
| 6        | 10/13/2009 | Corrected the package size descriptions on the cover  |
| 7        | 9/16/2011  | Added new package of 32-pin QFN.  |

# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9S08QE32RM)


Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.





# 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9S08QE32 MCU.



pins not available on 28-pin or 32-pin packages

□ pins not available on 28-pin, 32-pin, or 44-pin packages

Notes: When PTA5 is configured as RESET, pin becomes bi-directional with output being open-drain drive containing an internal pullup device. When PTA4 is configured as BKGD, pin becomes bi-directional.

For the 28-pin packages, V<sub>SSAD</sub>/V<sub>REFL</sub> and V<sub>DDAD</sub>/V<sub>REFH</sub> are double bonded to V<sub>SS</sub> and V<sub>DD</sub> respectively.


The 48-pin package is the only package with the option of having the SPI pins (SS, MISO, MOSI, and SPSCK) available on PTE3-0 pins.

Figure 1. MC9S08QE32 Series Block Diagram



# 2 Pin Assignments

This section shows the pin assignments for the MC9S08QE32 series devices.



Pins in **bold** are lost in the next lower pin count package.

Figure 2. 48-Pin QFN

MC9S08QE32 Series MCU Data Sheet, Rev. 7







Figure 3. 44-Pin LQFP






Pins in **bold** are lost in the next lower pin count package.

Figure 4. 32-Pin LQFP/QFN





#### Figure 5. 28-Pin SOIC

#### Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority

|    | Pin N | umbei |    |          | < Lowest         | Priority          | > Highest |                   |
|----|-------|-------|----|----------|------------------|-------------------|-----------|-------------------|
| 48 | 44    | 32    | 28 | Port Pin | Alt 1            | Alt 2             | Alt 3     | Alt 4             |
| 1  | 1     | 1     | _  | PTD1     | KBI2P1           |                   |           |                   |
| 2  | 2     | 2     | -  | PTD0     | KBI2P0           |                   |           |                   |
| 3  | 3     | _     |    | PTE7     | <b>TPM3CLK</b>   |                   |           |                   |
| 4  | 4     | 3     | 5  |          |                  |                   |           | V <sub>DD</sub>   |
| 5  | 5     | 4     | 6  |          |                  |                   |           | V <sub>DDAD</sub> |
| 6  | 6     |       |    |          |                  |                   |           | V <sub>REFH</sub> |
| 7  | 7     | 5     | 7  |          |                  |                   |           | V <sub>REFL</sub> |
| 8  | 8     |       |    |          |                  |                   |           | V <sub>SSAD</sub> |
| 9  | 9     | 6     | 8  |          |                  |                   |           | V <sub>SS</sub>   |
| 10 | 10    | 7     | 9  | PTB7     | SCL <sup>1</sup> |                   |           | EXTAL             |
| 11 | 11    | 8     | 10 | PTB6     | SDA <sup>1</sup> |                   |           | XTAL              |
| 12 | _     | _     |    | PTE6     |                  |                   |           |                   |
| 13 | _     | _     |    | PTE5     |                  |                   |           |                   |
| 14 | 12    | 9     | 11 | PTB5     | TPM1CH1          | SS <sup>2</sup>   |           |                   |
| 15 | 13    | 10    | 12 | PTB4     | TPM2CH1          | MISO <sup>2</sup> |           |                   |
| 16 | 14    | 11    | 13 | PTC3     | TPM3CH3          |                   |           |                   |
| 17 | 15    | 12    | 14 | PTC2     | TPM3CH2          |                   |           |                   |
| 18 | 16    |       | _  | PTD7     | KBI2P7           |                   |           |                   |

MC9S08QE32 Series MCU Data Sheet, Rev. 7



|    | Pin N | umber | •  |          | < Lowest          | Priority           | > Highest         |                     |
|----|-------|-------|----|----------|-------------------|--------------------|-------------------|---------------------|
| 48 | 44    | 32    | 28 | Port Pin | Alt 1             | Alt 2              | Alt 3             | Alt 4               |
| 19 | 17    | _     | _  | PTD6     | KBI2P6            |                    |                   |                     |
| 20 | 18    | —     | _  | PTD5     | KBI2P5            |                    |                   |                     |
| 21 | 19    | 13    | 15 | PTC1     | TPM3CH1           |                    |                   |                     |
| 22 | 20    | 14    | 16 | PTC0     | TPM3CH0           |                    |                   |                     |
| 23 | 21    | 15    | 17 | PTB3     | KBI1P7            | MOSI <sup>2</sup>  |                   | ADP7                |
| 24 | 22    | 16    | 18 | PTB2     | KBI1P6            | SPSCK <sup>2</sup> |                   | ADP6                |
| 25 | 23    | 17    | 19 | PTB1     | KBI1P5            | TxD1               |                   | ADP5                |
| 26 | 24    | 18    | 20 | PTB0     | KBI1P4            | RxD1               |                   | ADP4                |
| 27 | 25    | 19    | 21 | PTA7     | TPM2CH2           |                    |                   | ADP9                |
| 28 | 26    | 20    | 22 | PTA6     | TPM1CH2           |                    |                   | ADP8                |
| 29 | _     | —     | _  | PTE4     |                   |                    |                   |                     |
| 30 | 27    | _     | _  |          |                   |                    |                   | V <sub>DD</sub>     |
| 31 | 28    | _     | _  |          |                   |                    |                   | V <sub>SS</sub>     |
| 32 | 29    | _     | _  | PTD4     | KBI2P4            |                    |                   |                     |
| 33 | 30    | 21    | _  | PTD3     | KBI2P3            |                    |                   |                     |
| 34 | 31    | 22    | _  | PTD2     | KBI2P2            |                    |                   |                     |
| 35 | 32    | 23    | 23 | PTA3     | KBI1P3            | SCL <sup>1</sup>   |                   | ADP3                |
| 36 | 33    | 24    | 24 | PTA2     | KBI1P2            | SDA <sup>1</sup>   |                   | ADP2                |
| 37 | 34    | 25    | 25 | PTA1     | KBI1P1            | TPM2CH0            | ADP1 <sup>3</sup> | ACMP1-3             |
| 38 | 35    | 26    | 26 | PTA0     | KBI1P0            | TPM1CH0            | ADP0 <sup>3</sup> | ACMP1+ <sup>3</sup> |
| 39 | 36    | 27    | 27 | PTC7     | TxD2              |                    |                   | ACMP2-              |
| 40 | 37    | 28    | 28 | PTC6     | RxD2              |                    |                   | ACMP2+              |
| 41 | —     | —     |    | PTE3     | SS <sup>2</sup>   |                    |                   |                     |
| 42 | 38    | —     | _  | PTE2     | MISO <sup>2</sup> |                    |                   |                     |
| 43 | 39    | —     | _  | PTE1     | MOSI <sup>2</sup> |                    |                   |                     |
| 44 | 40    | —     |    | PTE0     | TPM2CLK           | SPSCK <sup>2</sup> |                   |                     |
| 45 | 41    | 29    | 1  | PTC5     | TPM3CH5           |                    |                   | ACMP2O              |
| 46 | 42    | 30    | 2  | PTC4     | TPM3CH4           |                    |                   |                     |
| 47 | 43    | 31    | 3  | PTA5     | IRQ               | TPM1CLK            | RESET             |                     |
| 48 | 44    | 32    | 4  | PTA4     | ACMP10            | BKGD               | MS                |                     |

#### Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority (continued)

<sup>1</sup> IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2; default reset locations are PTA3 and PTA2.

<sup>2</sup> SPI pins (SS, MISO, MOSI, and SPSCK) can be repositioned using SPIPS in SOPT2. Default locations are PTB5, PTB4, PTB3, and PTB2.

<sup>3</sup> If ADC and ACMP1 are enabled, both modules will have access to the pin.



### 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE32 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

| Table 2. Parame | ter Classifications |
|-----------------|---------------------|
|-----------------|---------------------|

| Р | Those parameters are guaranteed during production testing on each individual device.   |
|---|--|
| С | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.  |
| т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations.  |

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

| Rating  | Symbol           | Value                         | Unit |
|---|------------------|-------------------------------|------|
| Supply voltage  | V <sub>DD</sub>  | -0.3 to +3.8                  | V    |
| Maximum current into V <sub>DD</sub>  | I <sub>DD</sub>  | 120                           | mA   |
| Digital input voltage   | V <sub>In</sub>  | –0.3 to V <sub>DD</sub> + 0.3 | V    |
| Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | Ι <sub>D</sub>   | ±25                           | mA   |
| Storage temperature range   | T <sub>stg</sub> | –55 to 150                    | °C   |

#### Table 3. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2\,$  All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

| Rating                                   | Symbol          | Value   | Unit |
|--|-----------------|---|------|
| Operating temperature range (packaged)   | T <sub>A</sub>  | T <sub>L</sub> to T <sub>H</sub><br>–40 to 85 | °C   |
| Maximum junction temperature             | T <sub>JM</sub> | 95  | °C   |
| Thermal resistance<br>Single-layer board |                 |   |      |
| 48-pin QFN                               |                 | 81  |      |
| 44-pin LQFP                              |                 | 68  |      |
| 32-pin LQFP                              | $\theta_{JA}$   | 66  | °C/W |
| 32-pin QFN                               |                 | 92  |      |
| 28-pin SOIC                              |                 | 57  |      |
| Thermal resistance<br>Four-layer board   |                 |   |      |
| 48-pin QFN                               |                 | 26  |      |
| 44-pin LQFP                              |                 | 46  |      |
| 32-pin LQFP                              | $\theta_{JA}$   | 54  | °C/W |
| 32-pin QFN                               |                 | 33  |      |
| 28-pin SOIC                              |                 | 42  |      |

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

$$\begin{split} T_A &= \text{Ambient temperature, } ^{\circ}\text{C} \\ \theta_{JA} &= \text{Package thermal resistance, junction-to-ambient, } ^{\circ}\text{C/W} \\ P_D &= P_{\text{int}} + P_{I/O} \\ P_{\text{int}} &= I_{DD} \times V_{DD}, \text{Watts --- chip internal power} \\ P_{I/O} &= \text{Power dissipation on input and output pins --- user determined} \end{split}$$

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathbf{D}} \times (\mathbf{T}_{\mathbf{A}} + 273^{\circ}\mathbf{C}) + \theta_{\mathbf{J}\mathbf{A}} \times (\mathbf{P}_{\mathbf{D}})^{2} \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

MC9S08QE32 Series MCU Data Sheet, Rev. 7



### 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

| Model    | Description                 | Symbol | Value | Unit |
|----------|-----------------------------|--------|-------|------|
| Human    | Series resistance           | R1     | 1500  | Ω    |
| Body     | Storage capacitance         | С      | 100   | pF   |
|          | Number of pulses per pin    | —      | 3     |      |
| Machine  | Series resistance           | R1     | 0     | Ω    |
|          | Storage capacitance         | С      | 200   | pF   |
|          | Number of pulses per pin    | —      | 3     |      |
| Latch-up | Minimum input voltage limit |        | -2.5  | V    |
|          | Maximum input voltage limit |        | 7.5   | V    |

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

| No. | Rating <sup>1</sup>                     | Symbol           | Min   | Max | Unit |
|-----|---|------------------|-------|-----|------|
| 1   | Human body model (HBM)                  | V <sub>HBM</sub> | ±2000 | _   | V    |
| 2   | Machine model (MM)                      | V <sub>MM</sub>  | ±200  | —   | V    |
| 3   | Charge device model (CDM)               | V <sub>CDM</sub> | ±500  | _   | V    |
| 4   | Latch-up current at $T_A = 85^{\circ}C$ | I <sub>LAT</sub> | ±100  | _   | mA   |

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

# 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.



**Electrical Characteristics** 

| Num | С      | C  | Characteristic  | Symbol                              | Condition   | Min  | Typical <sup>1</sup> | Max  | Unit |
|-----|--------|--|---|-------------------------------------|---|--|----------------------|--|------|
| 1   |        | Operating Vol  | V <sub>DD</sub> rising<br>V <sub>DD</sub> falling     |                                     |   | 2.0<br>1.8                                       | _                    | 3.6  | v    |
|     | С      | Output high<br>voltage <sup>2</sup>                                | All I/O pins,<br>low-drive strength                   |                                     | 1.8 V, I <sub>Load</sub> = -2 mA  | V <sub>DD</sub> – 0.5                            | _                    | _  |      |
| 2   | P<br>T | -  | All I/O pins,   | V <sub>OH</sub>                     | 2.7 V, $I_{Load} = -10 \text{ mA}$<br>2.3 V, $I_{Load} = -6 \text{ mA}$ | V <sub>DD</sub> – 0.5<br>V <sub>DD</sub> – 0.5   |                      |  | v    |
|     | С      |  | high-drive strength                                   |                                     | 1.8V, I <sub>Load</sub> = -3 mA   | V <sub>DD</sub> – 0.5                            | —                    |  |      |
| 3   | D      | Output high<br>current   | Max total I <sub>OH</sub> for all ports               | I <sub>OHT</sub>                    |   | _  |                      | 100  | mA   |
|     | С      |  | All I/O pins,<br>low-drive strength                   |                                     | 1.8 V, I <sub>Load</sub> = 2 mA   | _  |                      | 0.5  |      |
| 4   | Ρ      | Output low -<br>voltage  | All I/O pins,   | V <sub>OL</sub>                     | 2.7 V, I <sub>Load</sub> = 10 mA  |  | —                    | 0.5  | V    |
|     | T      | lenage   | high-drive strength                                   |                                     | $2.3 \text{ V}, \text{ I}_{\text{Load}} = 6 \text{ mA}$                 |  | —                    | 0.5  |      |
|     | С      | Outrast laws   |   |                                     | 1.8 V, I <sub>Load</sub> = 3 mA   |  | —                    | 0.5  |      |
| 5   | D      | Output low<br>current  | Max total I <sub>OL</sub> for all ports               | I <sub>OLT</sub>                    |   | _  | —                    | 100  | mA   |
| 6   | P<br>C | Input high<br>voltage  | all digital inputs                                    | V <sub>IH</sub>                     | $V_{DD} > 2.3 V$ $V_{DD} \le 1.8 V$                                     | 0.70 x V <sub>DD</sub><br>0.85 x V <sub>DD</sub> |                      |  |      |
| 7   | P      | Input low<br>voltage   | all digital inputs                                    | V <sub>IL</sub>                     | $\frac{V_{DD} > 2.7 \text{ V}}{V_{DD} \le 1.8 \text{ V}}$               |  |                      | 0.35 x V <sub>DD</sub><br>0.30 x V <sub>DD</sub> | V    |
| 8   | С      | Input<br>hysteresis  | all digital inputs                                    | V <sub>hys</sub>                    |   | 0.06 x V <sub>DD</sub>                           |                      | _  | mV   |
| 9   | Ρ      | Input<br>leakage<br>current  | all input only pins<br>(Per pin)                      | ll <sub>In</sub> l                  | $V_{In} = V_{DD} \text{ or } V_{SS}$                                    | _  | _                    | 1  | μA   |
| 10  | Ρ      | Hi-Z<br>(off-state)<br>leakage<br>current                          | all input/output<br>(per pin)                         | I <sub>OZ</sub>                     | $V_{In} = V_{DD} \text{ or } V_{SS}$                                    | _  | _                    | 1  | μΑ   |
| 11  | С      | Total<br>leakage<br>combined<br>for all inputs<br>and Hi-Z<br>pins | All input only and I/O                                | II <sub>OZTOT</sub> I               | $V_{In} = V_{DD} \text{ or } V_{SS}$                                    | _  | _                    | 2  | μA   |
| 11  | Ρ      | Pullup,<br>Pulldown<br>resistors                                   | all digital inputs, when enabled                      | R <sub>PU,</sub><br>R <sub>PD</sub> |   | 17.5   | _                    | 52.5   | kΩ   |
|     | -      | DC injection   | Single pin limit                                      |                                     |   | -0.2   | —                    | 0.2  | mA   |
| 12  | D      | current <sup>3, 4, –</sup>   | Total MCU limit, includes<br>sum of all stressed pins | I <sub>IC</sub>                     | $V_{IN} < V_{SS}, V_{IN} > V_{DD}$                                      | -5   | _                    | 5  | mA   |
| 13  | С      | Input Capacit  | ance, all pins  | C <sub>In</sub>                     |   |  | —                    | 8  | pF   |
| 14  | С      | RAM retention  |   | V <sub>RAM</sub>                    |   |  | 0.6                  | 1.0  | V    |
| 15  | С      | POR re-arm v   | voltage <sup>6</sup>                                  | V <sub>POR</sub>                    |   | 0.9  | 1.4                  | 2.0  | V    |

#### **Table 7. DC Characteristics**

MC9S08QE32 Series MCU Data Sheet, Rev. 7



| Num | С | Characteristic                                  | Symbol            | Condition   | Min          | Typical <sup>1</sup> | Max          | Unit |
|-----|---|---|-------------------|---|--------------|----------------------|--------------|------|
| 16  | D | POR re-arm time                                 | t <sub>POR</sub>  |   | 10           | —                    |              | μS   |
| 17  | Ρ | Low-voltage detection threshold — high range    | V <sub>LVDH</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 2.11<br>2.16 | 2.16<br>2.21         | 2.22<br>2.27 | V    |
| 18  | Ρ | Low-voltage detection threshold — low range     | V <sub>LVDL</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 1.80<br>1.88 | 1.82<br>1.90         | 1.91<br>1.99 | V    |
| 19  | Ρ | Low-voltage warning threshold — high range      | V <sub>LVWH</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 2.36<br>2.36 | 2.46<br>2.46         | 2.56<br>2.56 | V    |
| 20  | Ρ | Low-voltage warning threshold — low range       | V <sub>LVWL</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 2.11<br>2.16 | 2.16<br>2.21         | 2.22<br>2.27 | V    |
| 21  | С | Low-voltage inhibit reset/recover<br>hysteresis | V <sub>hys</sub>  |   | —            | 80                   | _            | mV   |
| 22  | Ρ | Bandgap Voltage Reference <sup>7</sup>          | V <sub>BG</sub>   |   | 1.15         | 1.17                 | 1.18         | V    |

#### Table 7. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested

 $^2$  As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V<sub>LVDL</sub>.

 $^3\,$  All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ 

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> Factory trimmed at  $V_{DD}$  = 3.0 V, Temp = 25 °C







Figure 6. Pullup and Pulldown Typical Resistor Values (V<sub>DD</sub> = 3.0 V)





















Figure 10. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

### 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

| Num | с | Parameter  | Symbol           | Bus<br>Freq  | V <sub>DD</sub><br>(V)                      | Typical <sup>1</sup> | Max  | Unit     | Temp<br>(°C) |
|-----|---|--|------------------|--------------|---|----------------------|------|----------|--------------|
|     | Р |  |                  | 25.165 MHz   |   | 13                   | 14   |          | -40 to 25    |
|     | Ρ |  |                  | 20.100 10112 | 14           3         13.75           5.59 | 14                   | 15   |          | 85           |
| 1   | Т | Run supply current<br>FEI mode, all modules on                         | RI <sub>DD</sub> | 20 MHz       |   | —                    | mA   |          |              |
|     | Т |  |                  | 8 MHz        |   | 5.59                 | —    |          | -40 to 85    |
|     | Т |  |                  | 1 MHz        |   | 1.03                 | —    |          |              |
|     | С |  |                  | 25.165 MHz   |   | 11.5                 | 12.3 |          |              |
| 2   | Т | Run supply current   | RI <sub>DD</sub> | 20 MHz       | 3   | 9.5                  | —    | mA       | –40 to 85    |
| -   | Т | FEI mode, all modules off  | 1.00             | 8 MHz        | 0   | 4.6                  | —    |          | 10 10 00     |
|     | Т |  |                  | 1 MHz        |   | 1.0                  | —    |          |              |
| 3   | Т | lun supply current   | RI <sub>DD</sub> | 16 kHz FBILP | 3   | 152                  |      | μA       | -40 to 85    |
| 0   | Т | LPRS = 0, all modules off  |                  | 16 kHz FBELP |   | 115                  |      | μι       | 10 10 00     |
| 4   | т | Run supply current<br>LPRS = 1, all modules off,<br>running from Flash | RI <sub>DD</sub> | 16 kHz FBELP | 3   | 21.9                 | _    | μA       | -40 to 85    |
| -   | т | Run supply current<br>LPRS = 1, all modules off,<br>running from RAM   |                  |              | 3   | 7.3                  | _    | μΑ       | -40 10 05    |
|     | С |  |                  | 25.165 MHz   |   | 5.74                 | 6.00 |          |              |
| 5   | 5 | Wait mode supply current   | \\/I             | 20 MHz       | 3   | 4.57 —               | mA   | 40 to 85 |              |
| 5   | Т | FEI mode, all modules off  | WI <sub>DD</sub> | 8 MHz        |   | 2                    |      |          |              |
|     | Т |  |                  | 1 MHz        |   | 0.73                 |      |          |              |

Table 8. Supply Current Characteristics



| Num | с | Para                   | ameter                  | Symbol            | Bus<br>Freq | V <sub>DD</sub><br>(V) | Typical <sup>1</sup> | Max  | Unit | Temp<br>(°C) |
|-----|---|------------------------|-------------------------|-------------------|-------------|------------------------|----------------------|------|------|--------------|
|     | Р |                        |                         |                   | _           |                        | 0.35                 | 0.65 |      | -40 to 25C   |
|     | С |                        |                         |                   | _           | 3                      | 0.8                  | 1.0  |      | 70           |
| 6   | Р | Stop2 mode su          | upply current           | S2I <sub>DD</sub> | _           |                        | 2.0                  | 4.5  | μA   | 85           |
| 0   | С |                        | pply current            | DD                | _           |                        | 0.25                 | 0.50 | μΛ   | -40 to 25    |
|     | С |                        |                         |                   | _           | 2                      | 0.65                 | 0.85 |      | 70           |
|     | С |                        |                         |                   | _           |                        | 1.5                  | 3.5  |      | 85           |
|     | Р |                        |                         |                   | _           |                        | 0.45                 | 1.00 |      | -40 to 25    |
|     | С |                        |                         |                   | _           | 3                      | 1.5                  | 2.3  |      | 70           |
| 7   | Р | Stop3 mode su          | op3 mode supply current |                   | _           |                        | 4                    | 8    | μA   | 85           |
| 1   | С | no clocks active       |                         | S3I <sub>DD</sub> | _           |                        | 0.35                 | 0.70 | μπ   | -40 to 25    |
|     | С | 2                      |                         | _                 | 2           | 1                      | 2                    |      | 70   |              |
|     | С |                        |                         |                   | _           |                        | 3.5                  | 6.0  |      | 85           |
| 8   | Т |                        | EREFSTEN=1              |                   | 32 kHz      |                        | 500                  |      | nA   |              |
| 9   | Т |                        | IREFSTEN=1              |                   | 32 kHz      |                        | 70                   |      | μA   |              |
| 10  | Т |                        | TPM PWM                 |                   | 100 Hz      |                        | 12                   |      | μA   |              |
| 11  | Т | 1.                     | SCI, SPI, or IIC        |                   | 300 bps     |                        | 15                   |      | μΑ   |              |
| 12  | Т | Low power mode adders: | RTC using LPO           |                   | 1 kHz       | 3                      | 200                  | _    | nA   | -40 to 85    |
| 13  | Т | RTC usi<br>ICSERC      |                         |                   | 32 kHz      | 1                      | 1                    | _    | μA   |              |
| 14  | Т |                        | LVD                     |                   | n/a         |                        | 100                  |      | μA   |              |
| 15  | Т |                        | ACMP                    |                   | n/a         | 1                      | 20                   |      | μA   |              |

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

#### Table 9. Stop Mode Adders

| Num | с | Parameter             | Condition  |               | Tempe        | erature      |              | Units |
|-----|---|-----------------------|--|---------------|--------------|--------------|--------------|-------|
| Num | C | Farameter             | Condition  | <b>-40</b> °C | <b>25</b> °C | <b>70</b> °C | <b>85</b> °C | Units |
| 1   | Т | LPO                   | —  | 50            | 75           | 100          | 150          | nA    |
| 2   | Т | ERREFSTEN             | RANGE = HGO = 0  | 1000          | 1000         | 1100         | 1500         | nA    |
| 3   | Т | IREFSTEN <sup>1</sup> | —  | 63            | 70           | 77           | 81           | μA    |
| 4   | Т | RTC                   | Does not include clock source<br>current               | 50            | 75           | 100          | 150          | nA    |
| 5   | Т | LVD <sup>1</sup>      | LVDSE = 1  | 90            | 100          | 110          | 115          | μA    |
| 6   | Т | ACMP <sup>1</sup>     | Not using the bandgap (BGBE = 0)                       | 18            | 20           | 22           | 23           | μΑ    |
| 7   | Т | ADC <sup>1</sup>      | ADLPC = ADLSMP = 1<br>Not using the bandgap (BGBE = 0) | 95            | 106          | 114          | 120          | μΑ    |



<sup>1</sup> Not available in stop2 mode.

# 3.8 External Oscillator (XOSCVLP) Characteristics

Reference Figure 11 and Figure 12 for crystal or resonator circuits.

#### Table 10. XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

| Num | С | Characteristic   | Symbol  | Min          | Typical <sup>1</sup>                           | Max              | Unit              |  |
|-----|---|--|---|--------------|--|------------------|-------------------|--|
| 1   | С | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)<br>Low range (RANGE = 0)<br>High range (RANGE = 1), high gain (HGO = 1)<br>High range (RANGE = 1), low power (HGO = 0)  | f <sub>lo</sub><br>f <sub>hi</sub><br>f <sub>hi</sub> | 32<br>1<br>1 |  | 38.4<br>16<br>8  | kHz<br>MHz<br>MHz |  |
| 2   | D | Load capacitors<br>Low range (RANGE=0), low power (HGO=0)<br>Other oscillator settings   | C <sub>1</sub><br>C <sub>2</sub>                      |              | See Note <sup>2</sup><br>See Note <sup>3</sup> |                  |                   |  |
| 3   | D | Feedback resistor<br>Low range, low power (RANGE=0, HGO=0) <sup>2</sup><br>Low range, High Gain (RANGE=0, HGO=1)<br>High range (RANGE=1, HGO=X)  | R <sub>F</sub>  |              | —<br>10<br>1                                   |                  | MΩ                |  |
| 4   | D | Series resistor —<br>Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup><br>Low range, high gain (RANGE = 0, HGO = 1)<br>High range, low power (RANGE = 1, HGO = 0)<br>High range, high gain (RANGE = 1, HGO = 1)<br>$\geq$ 8 MHz<br>4 MHz<br>1 MHz | R <sub>S</sub>  | <br>         | <br>100<br>0<br>0<br>0<br>0                    | <br><br>10<br>20 | kΩ                |  |
| 5   | С | Crystal start-up time <sup>4</sup><br>Low range, low power<br>Low range, high power<br>High range, low power<br>High range, high power   | <sup>t</sup> CSTL<br><sup>t</sup> CSTH                |              | 200<br>400<br>5<br>15                          | <br><br>         | ms                |  |
| 6   | D | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)<br>FEE mode<br>FBE or FBELP mode  | f <sub>extal</sub>                                    | 0.03125<br>0 |  | 40<br>40         | MHz<br>MHz        |  |

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1$ , $C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE=HGO=0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.







Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



#### Figure 12. Typical Crystal or Resonator Circuit: Low Range/Low Power

### 3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

| Num | С | Chara   | acteristic                                 | Symbol                   | Min   | Typical <sup>1</sup> | Мах   | Unit              |
|-----|---|---|--|--------------------------|-------|----------------------|-------|-------------------|
| 1   | Ρ | Average internal reference fre  | equency — factory trimmed                  | f <sub>int_t</sub>       | _     | 32.768               |       | kHz               |
| 2   | С | Average internal reference fre  | equency — untrimmed                        | f <sub>int_ut</sub>      | 31.25 | —                    | 39.06 | kHz               |
| 3   | Т | Internal reference start-up tin   | ne   | t <sub>IRST</sub>        | _     | 5                    | 10    | μs                |
|     | Ρ |   | Low range (DFR = 00)                       |                          | 16    | —                    | 20    |                   |
| 4   | Ρ | DCO output frequency<br>trimmed <sup>2</sup> Mid range (DFR = 01) $f_{dco_u}$ | 32   | —                        | 40    | MHz                  |       |                   |
|     | Ρ |   | High range (DFR = 10)                      |                          | 48    | —                    | 60    |                   |
|     | Ρ | DCO output frequency <sup>2</sup>   | Low range (DFR = 00)                       |                          | —     | 19.92                | —     |                   |
| 5   | Ρ | reference = 32768 Hz<br>and   | Mid range (DFR = 01)                       | f <sub>dco_DMX32</sub>   | —     | 39.85                | —     | MHz               |
|     | Ρ | DMX32 = 1   | High range (DFR = 10)                      |                          | —     | 59.77                | —     |                   |
| 6   | С | Resolution of trimmed DCO of and temperature (using FTRI                      | output frequency at fixed voltage<br>M)    | $\Delta f_{dco\_res\_t}$ | _     | ±0.1                 | ±0.2  | %f <sub>dco</sub> |
| 7   | С | Resolution of trimmed DCO of and temperature (not using F                     | output frequency at fixed voltage<br>TRIM) | $\Delta f_{dco\_res\_t}$ |       | ±0.2                 | ±0.4  | %f <sub>dco</sub> |



| Num | С | Characteristic  | Symbol               | Min | Typical <sup>1</sup> | Max | Unit              |
|-----|---|---|----------------------|-----|----------------------|-----|-------------------|
| 8   | С | Total deviation of trimmed DCO output frequency over voltage and temperature                              | $\Delta f_{dco_t}$   | _   | 0.5<br>-1.0          | ±2  | %f <sub>dco</sub> |
| 9   | С | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C | $\Delta f_{dco_t}$   | _   | ±0.5                 | ±1  | %f <sub>dco</sub> |
| 10  | С | FLL acquisition time <sup>3</sup>   | t <sub>Acquire</sub> | _   | —                    | 1   | ms                |
| 11  | С | Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>                           | C <sub>Jitter</sub>  | _   | 0.02                 | 0.2 | %f <sub>dco</sub> |

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

### 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

| Num | С | Rating   | Symbol                               | Min                           | Typical <sup>1</sup> | Max                | Unit |
|-----|---|--|--------------------------------------|-------------------------------|----------------------|--------------------|------|
| 1   | D | Bus frequency (t_{cyc} = 1/f_{Bus}) $V_{DD} \leq 2.1 V \\ 2.1 < V_{DD} \leq 2.4 V \\ V_{DD} > 2.4 V s$ | f <sub>Bus</sub>                     | DC                            | _                    | 10<br>20<br>25.165 | MHz  |
| 2   | D | Internal low power oscillator period   | t <sub>LPO</sub>                     | 700                           | —                    | 1300               | μs   |
| 3   | D | External reset pulse width <sup>2</sup>  | t <sub>extrst</sub>                  | 100                           | —                    | _                  | ns   |
| 4   | D | Reset low drive  | t <sub>rstdrv</sub>                  | $34 \times t_{\text{cyc}}$    | —                    | _                  | ns   |
| 5   | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes               | t <sub>MSSU</sub>                    | 500                           | _                    | _                  | ns   |
| 6   | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>   | t <sub>MSH</sub>                     | 100                           | _                    | _                  | μs   |
| 7   | D | IRQ pulse width<br>Asynchronous path <sup>2</sup><br>Synchronous path <sup>4</sup>                     | t <sub>ILIH,</sub> t <sub>IHIL</sub> | 100<br>1.5 × t <sub>cyc</sub> |                      |                    | ns   |

Table 12. Control Timing



| Num | С | Rating   | Symbol                                | Min                           | Typical <sup>1</sup> | Мах | Unit |
|-----|---|--|---------------------------------------|-------------------------------|----------------------|-----|------|
| 8   | D | Keyboard interrupt pulse width<br>Asynchronous path <sup>2</sup><br>Synchronous path <sup>5</sup>  | t <sub>ILIH,</sub> t <sub>IHIL</sub>  | 100<br>1.5 × t <sub>cyc</sub> |                      | _   | ns   |
| 9   | С | Port rise and fall time —<br>Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup><br>Slew rate control disabled (PTxSE = 0)<br>Slew rate control enabled (PTxSE = 1) | t <sub>Rise</sub> , t <sub>Fall</sub> |                               | 8<br>31              |     | ns   |
| 9   | 0 | Port rise and fall time —<br>High output drive (PTxDS = 1) (load = 50 pF)<br>Slew rate control disabled (PTxSE = 0)<br>Slew rate control enabled (PTxSE = 1)             | t <sub>Rise</sub> , t <sub>Fall</sub> |                               | 7<br>24              |     | ns   |
| 10  | С | Voltage regulator recovery time  | t <sub>VRR</sub>                      | _                             | 4                    |     | μs   |

#### Table 12. Control Timing (continued)

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 3.0 V, 25 °C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 $^3$  To enter BDM mode following a POR, BKGD/MS must be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^5\,$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 85 °C.




Figure 14. IRQ/KBIPx Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.



| No. | С | Function                  | Symbol            | Min | Max                 | Unit             |
|-----|---|---------------------------|-------------------|-----|---------------------|------------------|
| 1   | D | External clock frequency  | f <sub>TCLK</sub> | 0   | f <sub>Bus</sub> /4 | Hz               |
| 2   | D | External clock period     | t <sub>TCLK</sub> | 4   | _                   | t <sub>cyc</sub> |
| 3   | D | External clock high time  | t <sub>clkh</sub> | 1.5 | _                   | t <sub>cyc</sub> |
| 4   | D | External clock low time   | t <sub>clkl</sub> | 1.5 | _                   | t <sub>cyc</sub> |
| 5   | D | Input capture pulse width | t <sub>ICPW</sub> | 1.5 | _                   | t <sub>cyc</sub> |

Table 13. TPM Input Timing




Figure 15. Timer External Clock




Figure 16. Timer Input Capture Pulse

### 3.10.3 SPI Timing

Table 14 and Figure 17 through Figure 20 describe the timing requirements for the SPI system.

Table 14. SPI Timing

| No. | С | Function                               | Symbol             | Min                         | Max   | Unit                                   |
|-----|---|--|--------------------|-----------------------------|---|--|
| _   | D | Operating frequency<br>Master<br>Slave | f <sub>op</sub>    | f <sub>Bus</sub> /2048<br>0 | f <sub>Bus</sub> /2 <sup>1</sup><br>f <sub>Bus</sub> /4 | Hz                                     |
| 1   | D | SPSCK period<br>Master<br>Slave        | t <sub>SPSCK</sub> | 2<br>4                      | 2048<br>—   | t <sub>cyc</sub><br>t <sub>cyc</sub>   |
| 2   | D | Enable lead time<br>Master<br>Slave    | t <sub>Lead</sub>  | 1/2<br>1                    |   | t <sub>SPSCK</sub><br>t <sub>сус</sub> |
| 3   | D | Enable lag time<br>Master<br>Slave     | t <sub>Lag</sub>   | 1/2<br>1                    |   | t <sub>SPSCK</sub><br>t <sub>сус</sub> |




| No. | С | Function  | Symbol                             | Min  | Мах                         | Unit             |
|-----|---|---|------------------------------------|--|-----------------------------|------------------|
| 4   | D | Clock (SPSCK) high or low time<br>Master<br>Slave | twspsck                            | t <sub>cyc</sub> – 30<br>t <sub>cyc</sub> – 30 | 1024 t <sub>cyc</sub>       | ns<br>ns         |
| 5   | D | Data setup time (inputs)<br>Master<br>Slave       | t <sub>SU</sub>                    | 15<br>15                                       |                             | ns<br>ns         |
| 6   | D | Data hold time (inputs)<br>Master<br>Slave        | t <sub>HI</sub>                    | 0<br>25  |                             | ns<br>ns         |
| 7   | D | Slave access time                                 | t <sub>a</sub>                     | —  | 1                           | t <sub>cyc</sub> |
| 8   | D | Slave MISO disable time                           | t <sub>dis</sub>                   | —  | 1                           | t <sub>cyc</sub> |
| 9   | D | Data valid (after SPSCK edge)<br>Master<br>Slave  | t <sub>v</sub>                     |  | 25<br>25                    | ns<br>ns         |
| 10  | D | Data hold time (outputs)<br>Master<br>Slave       | t <sub>HO</sub>                    | 0<br>0   |                             | ns<br>ns         |
| 11  | D | Rise time<br>Input<br>Output                      | t <sub>RI</sub><br>t <sub>RO</sub> | _  | t <sub>cyc</sub> – 25<br>25 | ns<br>ns         |
| 12  | D | Fall time<br>Input<br>Output                      | t <sub>FI</sub><br>t <sub>FO</sub> |  | t <sub>cyc</sub> – 25<br>25 | ns<br>ns         |

#### Table 14. SPI Timing (continued)

<sup>1</sup> Max operating frequency limited to 8 MHz when input filter disabled and high output drive strength enabled. Max operating frequency limited to 5 MHz when input filter enabled and high output drive strength disabled.






#### NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.






1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





MC9S08QE32 Series MCU Data Sheet, Rev. 7





1. Not defined but normally MSB of character just received





1. Not defined but normally LSB of character just received

Figure 20. SPI Slave Timing (CPHA = 1)



# 3.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

| С | Characteristic                         | Symbol             | Min                   | Typical | Max             | Unit |
|---|--|--------------------|-----------------------|---------|-----------------|------|
| D | Supply voltage                         | V <sub>DD</sub>    | 1.8                   | _       | 3.6             | V    |
| Р | Supply current (active)                | I <sub>DDAC</sub>  | _                     | 20      | 35              | μA   |
| D | Analog input voltage                   | V <sub>AIN</sub>   | V <sub>SS</sub> – 0.3 | _       | V <sub>DD</sub> | V    |
| Р | Analog input offset voltage            | V <sub>AIO</sub>   | _                     | 20      | 40              | mV   |
| С | Analog comparator hysteresis           | V <sub>H</sub>     | 3.0                   | 9.0     | 15.0            | mV   |
| Ρ | Analog input leakage current           | I <sub>ALKG</sub>  |                       |         | 1.0             | μA   |
| С | Analog comparator initialization delay | t <sub>AINIT</sub> |                       |         | 1.0             | μs   |

# **3.12 ADC Characteristics**

#### Table 16. 12-Bit ADC Operating Conditions

| С | Characteristic            | Conditions  | Symb              | Min               | Typical <sup>1</sup> | Max        | Unit | Comment            |
|---|---------------------------|---|-------------------|-------------------|----------------------|------------|------|--------------------|
|   | Supply voltage            | Absolute  | V <sub>DDAD</sub> | 1.8               | —                    | 3.6        | V    | —                  |
| D |                           | Delta to V <sub>DD</sub> (V <sub>DD</sub> –<br>V <sub>DDAD</sub> ) <sup>2</sup> | $\Delta V_{DDAD}$ | -100              | 0                    | 100        | mV   | _                  |
| D | Ground voltage            | Delta to V <sub>SS</sub> (V <sub>SS</sub> –<br>V <sub>SSAD</sub> ) <sup>2</sup> | $\Delta V_{SSAD}$ | -100              | 0                    | 100        | mV   | _                  |
| D | Input voltage             | _   | V <sub>ADIN</sub> | V <sub>REFL</sub> | _                    | $V_{REFH}$ | V    | —                  |
| С | Input<br>capacitance      | _   | C <sub>ADIN</sub> | —                 | 4.5                  | 5.5        | pF   | _                  |
| С | Input<br>resistance       | _   | R <sub>ADIN</sub> | —                 | 5                    | 7          | kΩ   | —                  |
|   | Analog source resistance  | 12-bit mode<br>f <sub>ADCK</sub> > 4 MHz<br>f <sub>ADCK</sub> < 4 MHz           |                   | _                 |                      | 2<br>5     |      |                    |
| С |                           | 10-bit mode<br>f <sub>ADCK</sub> > 4 MHz<br>f <sub>ADCK</sub> < 4 MHz           | R <sub>AS</sub>   | _                 | _                    | 5<br>10    | kΩ   | External to<br>MCU |
|   |                           | 8-bit mode (all valid f <sub>ADCK</sub> )                                       |                   | _                 | —                    | 10         |      |                    |
|   | ADC .                     | High speed (ADLPC = 0)  |                   | 0.4               | —                    | 8.0        |      |                    |
| D | conversion<br>clock freq. | Low power (ADLPC = 1)   | f <sub>ADCK</sub> | 0.4               | —                    | 4.0        | MHz  | —                  |

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.






Figure 21. ADC Input Impedance Equivalency Diagram

| С | Characteristic  | Conditions             | Symbol             | Min  | Typ <sup>1</sup> | Мах | Unit  | Comment              |
|---|---|------------------------|--------------------|------|------------------|-----|-------|----------------------|
| Т | Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |                        | I <sub>DDAD</sub>  | _    | 120              | _   | μA    |                      |
| Т | Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |                        | I <sub>DDAD</sub>  |      | 202              | _   | μA    |                      |
| т | Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |                        | I <sub>DDAD</sub>  | _    | 288              | _   | μA    |                      |
| Ρ | Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |                        | I <sub>DDAD</sub>  | _    | 0.532            | 1   | mA    |                      |
| Р | ADC   | High speed (ADLPC = 0) | 4                  | 2    | 3.3              | 5   | MHz   | t <sub>ADACK</sub> = |
| P | asynchronous<br>clock source                          | Low power (ADLPC = 1)  | f <sub>ADACK</sub> | 1.25 | 2                | 3.3 | IVI⊓Z | 1/f <sub>ADACK</sub> |

| Table 17. ADC Characteristics (V <sub>REFH</sub> = V <sub>DD</sub> | $AD$ , $V_{REFL} = V_{SSAD}$ ) |
|--|--------------------------------|
|--|--------------------------------|



| _ |                               |   |                     |     |                  |                 |                  |  |  |
|---|-------------------------------|---|---------------------|-----|------------------|-----------------|------------------|--|--|
| С | Characteristic                | Conditions                                    | Symbol              | Min | Typ <sup>1</sup> | Мах             | Unit             | Comment                                  |  |
| Р | Conversion<br>time (including | Short sample (ADLSMP = 0)                     | t <sub>ADC</sub>    | _   | 20               | —               | ADCK             | See                                      |  |
|   | sample time)                  | Long sample (ADLSMP = 1)                      | ADC                 | _   | 40               | _               | cycles           | reference<br>manual for                  |  |
| Р | Sample time                   | Short sample (ADLSMP = 0)                     | tupo                |     | 3.5              | _               | ADCK             | conversion<br>time                       |  |
| • |                               | Long sample (ADLSMP = 1)                      | t <sub>ADS</sub>    | _   | 23.5             | _               | cycles           | variances                                |  |
| D | Temp sensor                   | –40 °C− 25 °C                                 | m                   |     | 1.646            | _               | - mV/°C          |  |  |
| D | slope                         | 25 °C– 85 °C                                  |                     |     | 1.769            | _               |                  |  |  |
| D | Temp sensor<br>voltage        | 25 °C   | V <sub>TEMP25</sub> |     | 701.2            |                 | mV               |  |  |
| Т |                               | 12-bit mode, 3.6> V <sub>DDAD</sub> > 2.7     |                     | _   | -1 to 3          | -2.5 to 5.5     |                  |  |  |
| т | Total<br>unadjusted           | 12-bit mode, 2.7> V <sub>DDAD</sub> ><br>1.8V | E <sub>TUE</sub>    | _   | -1 to 3          | -3.0 to 6.5     | LSB <sup>2</sup> | Includes<br>quantization                 |  |
| Ρ | error                         | 10-bit mode                                   |                     |     | ±1               | ±2.5            |                  | quantization                             |  |
| Р |                               | 8-bit mode                                    |                     |     | ±0.5             | ±1.0            |                  |  |  |
| Т |                               | 12-bit mode                                   |                     |     | ±1.0             | -1.5 to 2.0     | LSB <sup>2</sup> |  |  |
| Р | Differential<br>non-linearity | 10-bit mode <sup>3</sup>                      | DNL                 | _   | ±0.5             | ±1.0            |                  |  |  |
| Р | 2                             | 8-bit mode <sup>3</sup>                       |                     | _   | ±0.3             | ±0.5            |                  |  |  |
| т | Integral                      | 12-bit mode                                   |                     | _   | ±1.5             | –2.5 to<br>2.75 |                  |  |  |
| Т | non-linearity                 | 10-bit mode                                   | INL                 | INL | _                | ±0.5            | ±1.0             | LSB <sup>2</sup>                         |  |
| Т |                               | 8-bit mode                                    |                     | _   | ±0.3             | ±0.5            |                  |  |  |
| Т |                               | 12-bit mode                                   |                     | _   | ±1.5             | ±2.5            |                  |  |  |
| Р | Zero-scale<br>error           | 10-bit mode                                   | E <sub>ZS</sub>     | _   | ±0.5             | ±1.5            | LSB <sup>2</sup> | V <sub>ADIN</sub> =<br>V <sub>SSAD</sub> |  |
| Р |                               | 8-bit mode                                    |                     | _   | ±0.5             | ±0.5            |                  | COND                                     |  |
| Т |                               | 12-bit mode                                   |                     | _   | ±1.0             | -3.5 to 1.0     |                  |  |  |
| Р | Full-scale error              | 10-bit mode                                   | E <sub>FS</sub>     | _   | ±0.5             | ±1              | LSB <sup>2</sup> | V <sub>ADIN</sub> =<br>V <sub>DDAD</sub> |  |
| Р |                               | 8-bit mode                                    |                     | _   | ±0.5             | ±0.5            |                  | BBAB                                     |  |
|   |                               | 12-bit mode                                   |                     | _   | -1 to 0          | _               |                  |  |  |
| D | Quantization<br>error         | 10-bit mode                                   | EQ                  | _   | _                | ±0.5            | LSB <sup>2</sup> |  |  |
|   |                               | 8-bit mode                                    |                     | _   | —                | ±0.5            |                  |  |  |
|   |                               | 12-bit mode                                   |                     |     | ±2               | _               |                  | Pad                                      |  |
| D | Input leakage<br>error        | 10-bit mode                                   | E <sub>IL</sub>     |     | ±0.2             | ±4              | LSB <sup>2</sup> | leakage <sup>4</sup> *                   |  |
|   |                               | 8-bit mode                                    |                     | _   | ±0.1             | ±1.2            |                  | R <sub>AS</sub>                          |  |

Table 17. ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ) (continued)



<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB = 
$$(V_{REFH} - V_{REFL})/2^{N}$$

- <sup>3</sup> Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes
- <sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see MC9S08QE32 Series Reference Manual Chapter 4 Memory.

| С | Characteristic  | Symbol                  | Min    | Typical           | Max               | Unit              |
|---|---|-------------------------|--------|-------------------|-------------------|-------------------|
| D | Supply voltage for program/erase<br>-40 °C to 85 °C                                   | V <sub>prog/erase</sub> | 1.8    | _                 | 3.6               | V                 |
| D | Supply voltage for read operation   | V <sub>Read</sub>       | 1.8    | —                 | 3.6               | V                 |
| D | Internal FCLK frequency <sup>1</sup>  | f <sub>FCLK</sub>       | 150    | —                 | 200               | kHz               |
| D | Internal FCLK period (1/FCLK)   | t <sub>Fcyc</sub>       | 5      | —                 | 6.67              | μs                |
| Р | Byte program time (random location) <sup>(2)</sup>                                    | t <sub>prog</sub>       |        | t <sub>Fcyc</sub> |                   |                   |
| Р | Byte program time (burst mode) <sup>(2)</sup>   | t <sub>Burst</sub>      |        |                   | t <sub>Fcyc</sub> |                   |
| Р | Page erase time <sup>2</sup>  | t <sub>Page</sub>       |        |                   | t <sub>Fcyc</sub> |                   |
| Р | Mass erase time <sup>(2)</sup>  | t <sub>Mass</sub>       |        | 20,000            |                   | t <sub>Fcyc</sub> |
|   | Byte program current <sup>3</sup>   | R <sub>IDDBP</sub>      | _      | 4                 | —                 | mA                |
|   | Page erase current <sup>3</sup>   | R <sub>IDDPE</sub>      | _      | 6                 | _                 | mA                |
| с | Program/erase endurance <sup>4</sup><br>$T_L$ to $T_H = -40$ °C to 85 °C<br>T = 25 °C |                         | 10,000 | <br>100,000       |                   | cycles            |
| С | Data retention <sup>5</sup>   | t <sub>D_ret</sub>      | 15     | 100               | _                 | years             |

Table 18. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information is supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 3.0$  V, bus frequency = 4.0 MHz.

<sup>4</sup> Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory.* 

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.* 




**Ordering Information** 

# 4 Ordering Information

This section contains ordering information for the MC9S08QE32 series of MCUs.

Example of the device numbering system:



# 5 Package Information

| Pin Count | Package Type                     | Abbreviation | Designator | Case No. | Document No. |
|-----------|----------------------------------|--------------|------------|----------|--------------|
| 48        | Quad Flat No-Leads               | QFN          | FT         | 1314     | 98ARH99048A  |
| 44        | Low Quad Flat Package            | LQFP         | LD         | 824D     | 98ASS23225W  |
| 32        | Low Quad Flat Package            | LQFP         | LC         | 873A     | 98ASH70029A  |
| 32        | Quad Flat No-Leads               | QFN          | FM         | 1582     | 98ARE10566D  |
| 28        | Small Outline Integrated Circuit | SOIC         | WL         | 751F     | 98ASB42345B  |

#### Table 19. Package Descriptions

### 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 19. For the latest available drawings please visit our web site (http://www.freescale.com) and enter the package's document number into the keyword search box.



#### How to Reach Us:

#### Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2011. All rights reserved.

MC9S08QE32 Rev. 7 9/2011

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### NXP:

MC9S08QE32CFMMC9S08QE32CLCRMC9S08QE16CFTMC9S08QE16CLCMC9S08QE16CLDMC9S08QE16CWLMC9S08QE32CFTMC9S08QE32CLCMC9S08QE32CLDMC9S08QE32CWLMC9S08QE16CFMMC9S08QE32CFMRMC9S08QE32CFMRMC9S08QE32CFMR