

July 1989 Revised March 2005

# 74ACQ245 • 74ACTQ245 Quiet Series™ Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

# **General Description**

The ACQ/ACTQ245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for busoriented applications. Current sinking capability is 24 mA at both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

The ACQ/ACTQ utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard ACT245

# **Ordering Code:**

Order Number	Package Number	Package Description
74ACQ245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACQ245SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACQ245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACTQ245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACTQ245SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ245QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
74ACTQ245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74ACTQ245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ245MTCX_NL (Note 1)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B.


Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

 $\mathsf{FACT}^{\mathsf{TM}}, \mathsf{Quiet} \ \mathsf{Series}^{\mathsf{TM}}, \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series}^{\mathsf{TM}}, \mathsf{and} \ \mathsf{GTO}^{\mathsf{TM}} \ \mathsf{are} \ \mathsf{trademarks} \ \mathsf{of} \ \mathsf{Fairchild} \ \mathsf{Semiconductor} \ \mathsf{Corporation}.$ 


# **Connection Diagram**



# Logic Symbols



## IEEE/IEC



# **Pin Descriptions**

Pin Names	Description						
ŌĒ	Output Enable Input						
T/R	Transmit/Receive Input						
A <sub>0</sub> -A <sub>7</sub>	Side A 3-STATE Inputs or 3-STATE Outputs						
B <sub>0</sub> -B <sub>7</sub>	Side B 3-STATE Inputs or 3-STATE Outputs						

# **Truth Table**

Inp	uts	Outrote			
OE	T/R	Outputs			
٦	L	Bus B Data to Bus A			
L	Н	Bus A Data to Bus B			
Н	Х	HIGH-Z State			

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

# **Absolute Maximum Ratings**(Note 2)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} \text{V}_{I} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{I} = \text{V}_{CC} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{I}) & -0.5 \text{V to V}_{CC} + 0.5 \text{V} \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC} + 0.5V$ 

DC Output Source

or Sink Current (I<sub>O</sub>) ±50 mA

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

DC Latch-Up Source or

Sink Current ±300 mA

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{array}{ccc} ACQ & 2.0V \text{ to } 6.0V \\ ACTQ & 4.5V \text{ to } 5.5V \\ Input \ Voltage \ (V_I) & 0V \text{ to } V_{CC} \\ Output \ Voltage \ (V_O) & 0V \text{ to } V_{CC} \\ Operating \ Temperature \ (T_A) & -40^{\circ}C \text{ to } +85^{\circ}C \\ \end{array}$ 

Minimum Input Edge Rate ΔV/Δt

ACQ Devices

 $V_{\text{IN}}$  from 30% to 70% of  $V_{\text{CC}}$ 

 $V_{CC} @ 3.0V, 4.5V, 5.5V$  125 mV/ ns

Minimum Input Edge Rate  $\Delta V/\!\Delta t$ 

ACTQ Devices

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/n

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTU circuits outside databook specifications.

# **DC Electrical Characteristics for ACQ**

Symbol	Parameter	V <sub>CC</sub>	$T_A =$	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Syllibol		(V)	Тур	Gu	aranteed Limits	Oilita	V <sub>OUT</sub> = 0.1V	
/ <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1			
	Input Voltage	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> – 0.1V	
		5.5	2.75	3.85	3.85			
/ <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> – 0.1V	
		5.5	2.75	1.65	1.65			
′он	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		2.56	2.46		I <sub>OH</sub> = -12 mA	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note	
OL.	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		0.36	0.44		I <sub>OL</sub> = 12 mA	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)	
N	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
Note 5)	Leakage Current							
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
OHD	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
cc	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$	
Note 5)	Supply Current						or GND	
OZT	Maximum I/O						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$	
	Leakage Current	5.5		±0.3	±3.0	μА	$V_I = V_{CC}$ , GND	
							$V_O = V_{CC}$ , GND	

# DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> = +25°C Gu		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Cymbol				Gu	Guaranteed Limits		
V <sub>OLP</sub>	Quiet Output  Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		V	Figure 1, Figure 2 (Note 6)(Note 7)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		٧	Figure 1, Figure 2 (Note 6)(Note 7)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	3.1	3.5		٧	(Note 6)(Note 8)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.9	1.5		V	(Note 6)(Note 8)

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5:  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{CC}$ .

Note 6: DIP package

Note 7: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V; one output @ GND.

Note 8: Max number of Data Inputs (n) switching. (n-1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{IHD})$ , f = 1 MHz.

# **DC Electrical Characteristics for ACTQ**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	Farameter	(V)	Тур	Gua	aranteed Limits	UIIIIS	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V	
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	8.0	0.8	V	or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V		
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 9)}$	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 9)	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
I <sub>OZT</sub>	Maximum 3-STATE	5.5		±0.3	±3.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current						$V_O = V_{CC}$ , GND	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 10)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	40.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND	
V <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
	Maximum Dynamic V <sub>OL</sub>	5.0	1	1.5		v	(Note 11)(Note 12)	
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2	
	Minimum Dynamic V <sub>OL</sub>	3.0	-0.6	-1.2		· ·	(Note 11)(Note 12)	
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 11)(Note 13)	
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 11)(Note 13)	

Note 9: All outputs loaded; thresholds on input associated with output under test.

Note 10: Maximum test duration 2.0 ms, one output loaded at a time.

Note 11: DIP package

Note 12: Max number of outputs defined as (n). n-1 Data Inputs are driven 0V to 3V; one output @ GND.

Note 13: Max number of Data Inputs (n) switching. (n–1) Inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ) f = 1 MHz.

# **AC Electrical Characteristics for ACQ**

		v <sub>cc</sub>		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°	Units	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		C <sub>L</sub> =		
		(Note 14)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	3.3	2.0	7.5	10.0	2.0	10.5	no
t <sub>PLH</sub>	Data to Output	5.0	1.5	5.0	6.5	1.5	7.0	ns
t <sub>PZL</sub>	Output Enable Time	3.3	3.0	8.5	13.0	3.0	13.5	ns
$t_{PZH}$		5.0	2.0	6.0	8.5	2.0	9.0	115
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	8.5	14.5	1.0	15.0	
$t_{PLZ}$		5.0	1.0	7.5	9.5	1.0	10.0	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 15)	3.3		1.0	1.5		1.5	no
t <sub>OSLH</sub>	Data to Output	5.0		0.5	1.0		1.0	ns

Note 14: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

Voltage Range 3.3 is 3.3V  $\pm~0.3\text{V}$ 

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# **AC Electrical Characteristics for ACTQ**

Symbol	Parameter	V <sub>CC</sub> (V)		$T_A = +25$ °C $C_L = 50$ pF		T <sub>A</sub> = -40°	Units	
		(Note 16)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	5.0	1.5	5.5	7.0	1.5	7.5	ns
t <sub>PLH</sub>	Data to Output							
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns
toshl	Output to Output Skew (Note 17)	5.0		0.5	1.0		1.0	ns
toslh	Data to Output							

Note 16: Voltage Range 5.0 is 5.0V ± 0.5V

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>I/O</sub>	Input/Output Capacitance	15	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	80.0	pF	V <sub>CC</sub> = 5.0V

## **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.




FIGURE 1. Quiet Output Noise Voltage Waveforms


Note 18:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 19: Input pulses have the following characteristics: f=1 MHz,  $t_r=3$  ns,  $t_r=3$  ns, skew < 150 ps.

#### V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




www.fairchildsemi.com



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B


# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 2.6±0.10 0.40 TYP -A-5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 ○ 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP -LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 2.1 MAX. 1.8±0.1 0.15±0.05 0.15-0.25 -1.27 TYP 0.35-0.51 **♦** 0.12 **⋈** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE NOTES: 0.25 A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D



# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 64 4.4±0.1 -B-ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION SEE DETAIL A C0.90+0.15 0.09-0.20 12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MID-153, VARIATION AC, REF NOTE 6. DATE 7/93.-0.6±0.1 R0.09min B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND THE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

## MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com