MOSFET – Power, P-Channel, D²PAK

-60 V, -18.5 A

Features

- Designed for Low R_{DS(on)}
- Withstands High Energy in Avalanche and Commutation Modes
- AEC Q101 Qualified NTBV5605
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Power Supplies
- PWM Motor Control
- Converters
- Power Management

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Paran	Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	-60	V
Gate-to-Source Voltage	Ð		V _{GS}	±20	V
Continuous Drain Current (Note 1)	Steady T _A = 25°C State		۱ _D	-18.5	A
Power Dissipation (Note 1)	Steady T _A = 25°C State		P _D	88	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	-55	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 25 V, V _{GS} = 5.0 V, I _{PK} = 15 A, L = 3.0 mH, R _G = 25 Ω)			E _{AS}	338	mJ
Lead Temperature for Soldering Purposes (1/8 in from case for 10 s)			ΤL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain) - Steady State	$R_{\theta JC}$	1.7	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. When surface mounted to an FR4 board using 1" pad size (Cu Årea 1.127 in²).
- When surface mounted to an FR4 board using the minimum recommended pad size (Cu Area 0.41 in²).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
-60 V	120 mΩ @ –5.0 V	–18.5 A







ORDERING INFORMATION


Device	Package	Shipping [†]
NTB5605PT4G	D ² PAK (Pb–Free)	800 / Tape & Reel
NTBV5605T4G	D ² PAK (Pb-Free)	800 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V _{(Br)DSS}	V_{GS} = 0 V, I_D = -250 μ A		-60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(Br)DSS} /T _J				-64		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V	$T_J = 25^{\circ}C$			-1.0	μA
		$V_{DS} = -60 V$	T _J = 125°C			-10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V ₀	_{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)		_					-
Gate Threshold Voltage	V _{GS(th)}	$V_{GS} = V_{DS}, I_{I}$	_D = –250 μA	-1.0	-1.5	-2.0	V
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -5.0 \text{ V}, \text{ I}_{D} = -8.5 \text{ A}$ $V_{GS} = -5.0 \text{ V}, \text{ I}_{D} = -17 \text{ A}$			120 140	140	mΩ
Forward Transconductance	9fs	V _{DS} = -10 V,	I _D = -8.5 A		12		S
Drain-to-Source On Voltage	V _{DS(on)}	V _{GS} = -5.0 V	, I _D = -8.5 A			-1.3	V
CHARGES, CAPACITANCES AND GATE	RESISTANCE	_					-
Input Capacitance	C _{iss}				730	1190	Τ
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = -25 V			211	300	pF
Reverse Transfer Capacitance	C _{rss}				67	120	
Total Gate Charge	Q _{G(TOT)}				13	22	
Gate-to-Source Charge	Q _{GS}	$V_{GS} = -5.0 \text{ V}, V_{DS} = -48 \text{ V},$ $I_D = -17 \text{ A}$			4.0		nC
Gate-to-Drain Charge	Q _{GD}				7.0		
SWITCHING CHARACTERISTICS (Note 4)				•		•
Turn-On Delay Time	t _{d(on)}				12.5	25	
Rise Time	tr	$V_{CS} = -5.0 V_{c}$	V = -30 V.		122	183	- ns
Turn-Off Delay Time	t _{d(off)}	V _{GS} = -5.0 V, I _D = -17 A, I	$R_{\rm G} = 9.1 \Omega$		29	58	
Fall Time	t _f	1			75	150	
DRAIN-SOURCE DIODE CHARACTERIS	TICS	•			•	•	-
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V	$T_J = 25^{\circ}C$		-1.55	-2.5	V
		I _S = –17 A	T _J = 125°C		-1.4		1
Reverse Recovery Time	t _{rr}	V _{GS} = 0 V, dI _S /dt = 100 A/µs, I _S = -17 A			60		1
Charge Time	t _a				39		ns
Discharge Time	t _b				21		1
Reverse Recovery Charge	Q _{RR}				0.14		nC

3. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.








Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform





STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. GATE	PIN 1. CATHODE	PIN 1. NO CONNECT
2. COLLECTOR	2. DRAIN	2. CATHODE	2. COLLECTOR	2. ANODE	2. CATHODE
3. EMITTER	SOURCE	ANODE	3. EMITTER	CATHODE	3. ANODE
4. COLLECTOR	4. DRAIN	4. CATHODE	4. COLLECTOR	4. ANODE	4. CATHODE


MARKING INFORMATION AND FOOTPRINT ON PAGE 2

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: D ² PAK 3 PAGE 1 OF 2					
ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

D²PAK 3 CASE 418B-04 ISSUE L


DATE 17 FEB 2015

GENERIC MARKING DIAGRAM*



*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	D ² PAK 3		PAGE 2 OF 2		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative