



Buv









LP5900

SNVS358R -JULY 2005-REVISED JUNE 2016

## LP5900 150-mA Ultra-Low-Noise LDO for RF and Analog Circuits -**Requires No Bypass Capacitor**

#### Features 1

- Input Voltage Range, 2.5 V to 5.5 V
- Output Voltage Range, 1.5 V to 4.5 V
- Stable with 0.47-µF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Logic Controlled Enable
- Thermal-Overload and Short-Circuit Protection
- -40°C to 125°C Junction Temperature Range for Operation
- Output Current, 150 mA
- Low Output Voltage Noise, 6.5 µV<sub>RMS</sub>
- PSRR, 75 dB at 1 kHz
- Output Voltage Tolerance, ±2%
- Virturally Zero I<sub>O</sub> (Disabled), < 1  $\mu$ A
- Very Low I<sub>O</sub> (Enabled), 25 µA
- Start-up Time, 150 µs
- Low Dropout, 80 mV Typ.

#### Applications 2

- **Cellular Phones**
- **PDA Handsets**
- Wireless LAN Devices

### 3 Description

The LP5900 is an LDO capable of supplying 150-mA output current. Designed to meet the requirements of RF and analog circuits, the LP5900 device provides low noise, high PSRR, low quiescent current, and low line transient response figures. Using new innovative design techniques the LP5900 offers class-leading device noise performance without a noise bypass capacitor.

The device is designed to work with 0.47-µF input and output ceramic capacitors (no bypass capacitor required).


The device is available in a DSBGA (YZR) package and a WSON package; the device is also available in an extremely thin DSBGA (YPF) package. For all voltage and package options available today, see the Package Option Addendum (POA) at the end of this data sheet. For any other fixed output voltages from 1.5 V to 4.5 V in 25-mV steps and all other package options, contact your local TI Sales office.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE
	DSBGA (4)	1.108 mm × 1.083 mm (MAX)
LP5900	WSON (6)	2.50 mm × 2.20 mm (NOM)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**





Applications ..... 1

Description ..... 1 Revision History..... 2

Specifications...... 4 Absolute Maximum Ratings ...... 4

ESD Ratings..... 4

Recommended Operating Conditions ...... 4

Thermal Information ...... 4 Output and Input Capacitor, Recommended

Specifications ...... 6 6.7 Typical Characteristics ...... 7 Detailed Description ..... 10

Feature Description..... 10

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

7.2 Functional Block Diagram ...... 10

1

2

3

4 5

6

7

6.1

6.2

6.3 6.4

6.6

7.3

4 Revision History

# Changes from Revision N (April 2013) to Revision O

Added Pin Configuration and Functions section, Handling Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information

### 

section; updated pin names and thermal information ......1

this is the ROD for SNVS358

# Changes from Revision Q (February 2015) to Revision R

Changed "Linear Regulator" to "LDO" in title and first sentence of Description
--

#### Changes from Revision P (December 2014) to Revision Q

•	Added NC and Thermal Pad descriptions in Pin Functions	. 3
•	Changed Handling Ratings to ESD Ratings table format; move storage temp spec to Ab Max; delete soldering info (in POA)	. 4
•	Changed Unit for Line and Load regulation	. 5
•	Changed I <sub>I</sub> to I <sub>out</sub>	. 7
•	Changed I <sub>I</sub> to I <sub>out</sub>	. 8
•	Changed I <sub>I</sub> to I <sub>out</sub>	. 9
•	Added WSON Mounting subsection	16
•	Added another related doc link	17

### Changes from Revision O (April 2013) to Revision P

•	Changed Unit for Line and Load regulation
	Changed I <sub>I</sub> to I <sub>out</sub>
	Changed I <sub>1</sub> to I <sub>out</sub>
	Changed I <sub>1</sub> to I <sub>out</sub>
	Added WSON Mounting subsection
	Added another related doc link
-	
	ennes from Devision O (April 2042) to Devision D

Table	of	Contents
Features	1	7.4

	7.4	Device Functional Modes	<mark>11</mark>
8	Арр	lication and Implementation	12
	8.1	Application Information	12
	8.2	Typical Application	12
9	Pow	er Supply Recommendations	14
10	Lay	out	15
	10.1	Layout Guidelines	15
	10.2	Layout Examples	15
	10.3	DSBGA Mounting	15
	10.4	DSBGA Light Sensitivity	16
	10.5	WSON Mounting	16
11	Dev	ice and Documentation Support	17
	11.1	Documentation Support	17
	11.2	Trademarks	17
	11.3	Electrostatic Discharge Caution	17
	11.4	Glossary	17
12		hanical, Packaging, and Orderable	
	Info	rmation	17

# TRUMENTS

www.ti.com

Page

Page


Page


Page



#### LP5900 SNVS358R – JULY 2005–REVISED JUNE 2016

### 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN		TYPE	DESCRIPTION		
DSBGA	WSON	NAME	TYPE	DESCRIPTION		
A1	4	EN	I	Enable input; disables the regulator when $\leq 0.4$ V. Enables the regulator when $\geq$ 1.2 V. An internal 1-M $\Omega$ pull-down resistor connects this input to ground.		
A2	6	IN	I	Input voltage supply. Connect a 0.47-µF capacitor at this input.		
B1	3	GND	_	Common ground		
B2	1	OUT	0	Output voltage. A $0.47$ - $\mu$ F Low ESR capacitor should be connected to this pin. Connect this output to the load circuit.		
_	2	NC	_	No internal connection.		
_	Thermal Pad	Thermal Pad	_	The exposed thermal pad on the bottom of the packagemust be connected to a copper area on the PCB under the package. TI recommends use of thermal vias to remove heat from the package into the PCB. Connect the thermal pad to ground potential or leave floating. Do not connect the thermal pad to any potential other than the same ground potential seen at device pin 3. For additional information on using TI's non-pullback WSON package, see <i>AN-1187 Leadless Leadframe Package (LLP)</i> (SNOA401).		

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	-0.3	6	
Output voltage, V <sub>OUT</sub>	-0.3	V <sub>IN</sub> + 0.3	V
Enable input voltage, V <sub>EN</sub>	-0.3	V <sub>IN</sub> + 0.3	
Continuous power dissipation <sup>(4)</sup>	Internally Limited		
Junction temperature, T <sub>JMAX</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the potential at the GND pin.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(4) Internal thermal shutdown circuitry protects the device from permanent damage.

#### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	2.5	5.5	V
Enable voltage, V <sub>EN</sub>	0	V <sub>IN</sub> + 0.3	V
Output current, I <sub>OUT</sub> <sup>(2)</sup>	0	150	mA
Junction temperature, T <sub>J</sub>	-40	125	°C
Ambient temperature, T <sub>A</sub> <sup>(2)</sup>	-40	85	°C

(1) All voltages are with respect to the potential at the GND pin.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to ambient thermal resistance of the part/package in the application (R<sub>0JA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> - (R<sub>0JA</sub> × P<sub>D-MAX</sub>). See Application and Implementation.

#### 6.4 Thermal Information

		LP5		
	THERMAL METRIC <sup>(1)</sup>	NGF	YZR/YPF	UNIT
		6 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	79.8	177.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	84.4	0.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.4	35.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.6	5.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	20.3	35.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	11.2	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

Unless otherwise noted, specifications apply in *Figure 16* with:  $V_{IN} = V_{OUT (NOM)} + 1 V$ ,  $V_{EN} = 1.2 V$ ,  $C_{IN} = C_{OUT} = 0.47 \mu$ F,  $I_{OUT} = 1 \text{ mA.}^{(1)(2)}$ 

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage			2.5		5.5	V	
	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 V_{MA} \text{ to } 150 \text{ mA}, \\ -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	-2%		2%			
ΔV <sub>OUT</sub>	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 1)$	/) to 5.5 V, I <sub>OUT</sub> = 1		0.05		%V	
	Load regulation	$I_{OUT} = 1 \text{ mA to } 150 \text{ mA}$	A		0.001		%mA	
I <sub>LOAD</sub>	Load current	See <sup>(3)</sup>					~ ^	
	Maximum output current	–40°C ≤ T <sub>J</sub> ≤ 125°C				150	mA	
		V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 0 I	mA		25			
		V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 0 I 125°C	mA, –40°C ≤ T <sub>J</sub> ≤			50		
		V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 15	0 mA		160			
l <sub>Q</sub>	Quiescent current <sup>(4)</sup>	$V_{EN} = 1.2 \text{ V}, \text{ I}_{OUT} = 150 \text{ mA}, -40^{\circ}\text{C} \le \text{T}_{J} \le 125^{\circ}\text{C}$				230	μA	
		V <sub>EN</sub> = 0.3 V (disabled)			0.003			
		$V_{EN} = 0.3 \text{ V} \text{ (disabled, } -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$				1	1	
l <sub>G</sub>	Ground current <sup>(5)</sup>	$I_{OUT} = 0 \text{ mA} (V_{OUT} = 2)$	2.5 V)		30		μA	
V <sub>DO</sub>	Dropout voltage <sup>(6)</sup>	I <sub>OUT</sub> = 150 mA			80			
		I <sub>OUT</sub> = 150 mA, -40°C	$I_{OUT} = 150 \text{ mA}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			150	mV	
I <sub>SC</sub>	Short-circuit current limit <sup>(7)</sup>				300		mA	
		f = 100 Hz, I <sub>OUT</sub> = 150	mA		85			
		f = 1 kHz, I <sub>OUT</sub> = 150 mA			75			
PSRR	Power supply rejection ratio <sup>(8)</sup>	f = 10 kHz, I <sub>OUT</sub> = 150	mA		65		dB	
		f = 50 kHz, I <sub>OUT</sub> = 150	mA		52			
		f = 100 kHz, I <sub>OUT</sub> = 15	0 mA		40			
e <sub>n</sub>	Output noise voltage <sup>(8)</sup>	BW = 10 Hz to 100	I <sub>OUT</sub> = 0 mA		7		$\mu V_{RMS}$	
		kHz, $V_{IN}$ = 4.2 V	I <sub>OUT</sub> = 1 mA		10			
			I <sub>OUT</sub> = 150 mA		6.5			
T <sub>SHUTDOWN</sub>	Thermal shutdown	Temperature			160		°C	
		Hysteresis			20		0	
LOGIN INPU	JT THRESHOLDS							
V <sub>IL</sub>	Low input threshold ( $V_{EN}$ )	$V_{IN}$ = 2.5 V to 5.5 V, –	40°C ≤ T <sub>J</sub> ≤ 125°C			0.4	V	
V <sub>IH</sub>	High input threshold ( $V_{EN}$ )	$V_{\text{IN}}$ = 2.5 V to 5.5 V, $-$	40°C ≤ T <sub>J</sub> ≤ 125°C	1.2			V	
lev	Input current at EN pin <sup>(9)</sup>	$\label{eq:VEN} \begin{array}{ c c c } V_{\text{EN}} = 5.5 \ \text{V} & \text{and} \ V_{\text{IN}} = 5.5 \ \text{V} \\ \hline V_{\text{EN}} = 0 \ \text{V} & \text{and} \ V_{\text{IN}} = 5.5 \ \text{V} \\ \end{array}$			5.5		μA	
I <sub>EN</sub>					0.001		μΑ	

(1) All voltages are with respect to the potential at the GND pin.

(2) Minimum and Maximum limits are specified by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely norm.

(3) The device maintains a stable, regulated output voltage without a load current.

(4) Quiescent current is defined here as the difference in current between the input voltage source and the load at the OUT pin.

(5) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.

(6) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. This parameter only applies to output voltages above 2.5 V.

(7) Short-circuit current is measured with OUT pulled to 0 V and IN worst case = 6 V.

(8) This specification is specified by design.

(9) There is a 1-M $\Omega$  resistor between EN pin and ground on the device.

#### **Electrical Characteristics (continued)**

Unless otherwise noted, specifications apply in *Figure 16* with:  $V_{IN} = V_{OUT (NOM)} + 1 V$ ,  $V_{EN} = 1.2 V$ ,  $C_{IN} = C_{OUT} = 0.47 \mu$ F,  $I_{OUT} = 1 \text{ mA.}^{(1)(2)}$ 

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
TRANSIE	IT CHARACTERISTICS					
	Line transient <sup>(8)</sup>	$V_{IN}$ = (V_{OUT(NOM}) + 1 V) to (V_{OUT(NOM}) + 1.6 V) in 30 $\mu$ s, $I_{OUT}$ = 1 mA, –40°C $\leq$ T_J $\leq$ 125°C	-2			
ΔV <sub>OUT</sub>					2	mV
	Load transient <sup>(8)</sup>	$I_{OUT} = 1 \text{ mA to } 150 \text{ mA in } 10  \mu\text{s}, -40^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}$	-110			
		$I_{OUT}$ = 150 mA to 1 mA in 10 µs, –40°C ≤ $T_J \le 125$ °C			50	mV
	Overshoot on start-up <sup>(8)</sup>	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$			20	mV
	Turnon time	To 95% of V <sub>OUT(NOM)</sub>		150	300	μs

#### 6.6 Output and Input Capacitor, Recommended Specifications<sup>(1)</sup>


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
CIN	Input capacitance	Capacitance for stability		0.47		μF
		Capacitance for stability, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$	0.33			
C <sub>OUT</sub>	Output capacitance	Capacitance for stability		0.47		
		Capacitance for stability, $-40^{\circ}C \le T_{J} \le 125^{\circ}C$	0.33		10	
ESR	Output/Input capacitance		5		500	mΩ

(1) The minimum capacitance must be greater than 0.33 µF over the full range of operating conditions. The capacitor tolerance must be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. TI recommends X7R capacitors; however, capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.




#### 6.7 Typical Characteristics

Unless otherwise specified,  $C_{IN} = C_{OUT} = 0.47 \ \mu\text{F}, V_{IN} = V_{OUT(NOM)} + 1 \ V, V_{EN} = 1.2 \ V, I_{OUT} = 1 \ m\text{A}$ , T <sub>A</sub> = 25°C.




#### **Typical Characteristics (continued)**



Unless otherwise specified,  $C_{IN} = C_{OUT} = 0.47 \ \mu\text{F}$ ,  $V_{IN} = V_{OUT(NOM)} + 1 \ \text{V}$ ,  $V_{EN} = 1.2 \ \text{V}$ ,  $I_{OUT} = 1 \ \text{mA}$ ,  $T_A = 25^{\circ}\text{C}$ .



#### **Typical Characteristics (continued)**



Unless otherwise specified,  $C_{IN} = C_{OUT} = 0.47 \ \mu\text{F}$ ,  $V_{IN} = V_{OUT(NOM)} + 1 \ \text{V}$ ,  $V_{EN} = 1.2 \ \text{V}$ ,  $I_{OUT} = 1 \ \text{mA}$ ,  $T_A = 25^{\circ}\text{C}$ .




#### 7 Detailed Description

#### 7.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the LP5900 provides low noise, high PSRR, and low quiescent current, as well as low line and load transient response figures. Using new innovative design techniques, the LP5900 offers class-leading noise performance without the need for a separate noise filter capacitor.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 No-Load Stability

The LP5900 remains stable and in regulation with no external load.

#### 7.3.2 Enable Control

The LP5900 enable (EN) pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V<sub>IL</sub> threshold to ensure that the device is fully disabled.

#### 7.3.3 Low Noise Output

Any internal noise at the LP5900 reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. This eliminates the need for the external bypass capacitor for noise suppression.



#### Feature Description (continued)

#### 7.3.4 Thermal-Overload Protection

Thermal-overload protection disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 140°C, the output is enabled. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

#### 7.4 Device Functional Modes

#### 7.4.1 Operation with Enable Control

The LP5900 may be switched ON or OFF by a logic input at the EN pin. A high voltage at this pin turns the device on. When the EN pin is low, the regulator output is off, and the device typically consumes 3 nA. However, if the application does not require the shutdown feature, the EN pin can be tied to IN pin to keep the regulator output permanently on. In this case the supply voltage must be fully established 500 µs or less to ensure correct operation of the start-up circuit. Failure to comply with this condition may cause a delayed start-up time of several seconds.

A 1 M $\Omega$  pull-down resistor ties the EN input to ground, and this ensures that the device will remain off when the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the *Electrical Characteristics* section under V<sub>IL</sub> and V<sub>IH</sub>.

#### 7.4.2 Operation with Minimum Operating Input Voltage (VIN)

The LP5900 does not include any dedicated UVLO circuitry. The LP5900 internal circuitry is not fully functional until  $V_{IN}$  is at least 2.5 V. The output voltage is not regulated until  $V_{IN} \ge (V_{OUT} + V_{DO})$ .

Copyright © 2005–2016, Texas Instruments Incorporated

#### 8 Application and Implementation

INPUT 아

ENABLE O-

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LP5900 is a linear regulator capable of supplying a 150-mA output current. Designed to meet the requirements of RF and nalog circuits, the device provides low noise, high PSRR, low quiescent current, and low line transient response figures. Using new innovative design techniques the LP5900 offers class-leading device noise performance and is designed to work with 0.47- $\mu$ F input and output ceramic capacitors (no bypass capacitor is required).

#### 8.2 Typical Application

Figure 16 shows the typical application circuit for the LP5900. Input and output capacitances may need to be increased above the 0.47-µF minimum for some applications.

LP5900

OUT

0.47 μF

→ OUTPUT

IN

ΕN

0.47 μF



GND

Figure 16. LP5900 Typical Application

#### 8.2.1 Design Requirements

DESIGN PARAMETER	MIN	MAX	UNITS
Input voltage range	2.5	5.5	V
Output voltage		2.8	V
Output current		150	mA
Output capacitor range	0.47	10	μF
Input/Output capacitor ESR range	5	500	mΩ

#### 8.2.2 Detailed Design Procedure

Submit Documentation Feedback

#### 8.2.2.1 Power Dissipation

12

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the device, to the ultimate heat sink, the ambient environment. Thus the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air. As stated in *Recommended Operating Conditions*, the allowable power dissipation for the device in a given package can be calculated using Equation 1:



(2)

$$P_{\rm D} = \frac{(T_{\rm JMAX} - T_{\rm A})}{R_{\rm 0JA}}$$
(1)

The actual power dissipation across the device can be represented by Equation 2:

 $P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$ 

This establishes the relationship between the power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

#### 8.2.2.2 External Capacitors

Like any low-dropout regulator, the LP5900 requires external capacitors for regulator stability. The LP5900 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### 8.2.2.2.1 Input Capacitor

An input capacitor is required for stability. The input capacitor should be at least equal to or greater than the output capacitor. It is recommended that a 0.47- $\mu$ F capacitor be connected between the LP5900 IN pin and ground.

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5900, then it is recommended to increase the input capacitor to at least 2.2  $\mu$ F. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be ensured by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the equivalent series resistance (ESR) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain 0.47  $\mu$ F ±30% over the entire operating temperature range.

#### 8.2.2.2.2 Output Capacitor

The LP5900 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types X5R or X7R) in the 0.47  $\mu$ F to 10  $\mu$ F range, and with ESR between 5 m $\Omega$  to 500 m $\Omega$ , is suitable in the LP5900 application circuit. For this device the output capacitor should be connected between the OUT pin and a good ground connection and should be mounted within 1 cm of the device.

It may also be possible to use tantalum or film capacitors at the device output, OUT, but these are not as attractive for reasons of size and cost (see the *Capacitor Characteristics* section below).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability.

#### 8.2.2.2.3 Capacitor Characteristics

The LP5900 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 0.47  $\mu$ F to 4.7  $\mu$ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 0.47- $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the equivalent series resistance (ESR) requirement for stability for the LP5900.


The temperature performance of ceramic capacitors varies by type and manufacturer. Most large value ceramic capacitors ( $\geq 2.2 \ \mu$ F) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within  $\pm 15\%$  over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47  $\mu$ F to 4.7  $\mu$ F range.

Copyright © 2005–2016, Texas Instruments Incorporated

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to  $-40^{\circ}$ C, so some guard band must be allowed.

#### 8.2.3 Application Curve



TIME (100 µs/Div)

Figure 17. Enable Start-up Time,  $I_{OUT}$  = 100 mA,  $V_{OUT}$  = 2.8 V

#### 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply must be well regulated. To ensure that the LP5900 output voltage is well regulated, the input supply must be at least  $V_{OUT}$  + 1 V.



#### 10 Layout

#### 10.1 Layout Guidelines

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply must be well regulated. To ensure that the LP5900 output voltage is well regulated, the input supply must be at least  $V_{OUT}$  + 1 V.

#### **10.2 Layout Examples**




Figure 18. DSBGA Layout




Figure 19. WSON Layout

#### 10.3 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in *AN-1112 DSBGA Wafer Level Chip Scale Package* (SNVA009). For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.



#### 10.4 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device.

Light with wavelengths in the red and infra-red part of the spectrum has the most detrimental effect; thus, the fluorescent lighting used inside most buildings has very little effect on performance.

#### 10.5 WSON Mounting

The 6-lead WSON package requires specific mounting techniques which are detailed in *AN-1187 Leadless Leadframe Package (LLP)* (SNOA401). Referring to the section PCB Design Recommendations, it should be noted that the pad style which should be used with the WSON package is the NSMD (non-solder mask defined) type. Additionally, it is recommended the PCB terminal pads to be 0.2 mm longer than the package pads to create a solder fillet to improve reliability and inspection.

The exposed thermal pad on the bottom of the WSON package must be connected to a copper area on the PCB under the package. TI recommends use of thermal vias to remove heat from the package into the PCB is recommended. Connect the thermal pad to ground potential or leave floating. Do not connect the thermal pad to any potential other than the same ground potential seen at device pin 3.



#### **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009)

AN-1112 AN-1112 Leadless Leadframe Package (LLP) (SNOA401)

IC Package Thermal Metrics application report (SPRA953)

#### 11.2 Trademarks

All trademarks are the property of their respective owners.

#### **11.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.4 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



14-Sep-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing	_	Qty	(2)	(6)	(3)		(4/5)	
LP5900SD-1.5/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L15	Samples
LP5900SD-1.8/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L17	Samples
LP5900SD-2.0/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L18	Samples
LP5900SD-2.2/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L19	Samples
LP5900SD-2.5	NRND	WSON	NGF	6	1000	TBD	Call TI	Call TI	-40 to 125	L13	
LP5900SD-2.5/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L13	Samples
LP5900SD-2.7/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L14	Samples
LP5900SD-2.8/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L12	Samples
LP5900SD-3.0/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L20	Samples
LP5900SD-3.3/NOPB	ACTIVE	WSON	NGF	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L16	Samples
LP5900SDX-1.8/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L17	Samples
LP5900SDX-2.5/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L13	Samples
LP5900SDX-2.7/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L14	Samples
LP5900SDX-2.8/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L12	Samples
LP5900SDX-3.0/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L20	Samples
LP5900SDX-3.3/NOPB	ACTIVE	WSON	NGF	6	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L16	Samples
LP5900TL-1.5/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples



### PACKAGE OPTION ADDENDUM

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5900TL-1.8/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-1.9/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.0/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.2/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.3/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.5/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.6/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.65/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.7/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.75/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.8/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-2.85/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-3.0/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-3.3/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TL-4.5/NOPB	ACTIVE	DSBGA	YZR	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-1.5/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-1.8/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.1/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples



### PACKAGE OPTION ADDENDUM

14-Sep-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP5900TLX-2.3/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.5/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.6/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.7/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.75/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.8/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-2.85/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-3.0/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900TLX-3.3/NOPB	ACTIVE	DSBGA	YZR	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900XR-2.8/NOPB	ACTIVE	DSBGA	YPF	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples
LP5900XRX-2.8/NOPB	ACTIVE	DSBGA	YPF	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



14-Sep-2018

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5900SD-1.5/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-1.8/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-2.0/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-2.2/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-2.5	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-2.5/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-2.7/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-2.8/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-3.0/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SD-3.3/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SDX-1.8/NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SDX-2.5/NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SDX-2.7/NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SDX-2.8/NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SDX-3.0/NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900SDX-3.3/NOPB	WSON	NGF	6	4500	330.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
LP5900TL-1.5/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-1.8/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1

## PACKAGE MATERIALS INFORMATION




www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5900TL-1.9/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.0/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.2/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.3/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.5/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.6/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.65/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.7/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.75/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.8/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-2.85/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-3.0/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-3.3/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TL-4.5/NOPB	DSBGA	YZR	4	250	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-1.5/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-1.8/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.1/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.3/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.5/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.6/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.7/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.75/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.8/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-2.85/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-3.0/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900TLX-3.3/NOPB	DSBGA	YZR	4	3000	178.0	8.4	1.15	1.16	0.79	4.0	8.0	Q1
LP5900XR-2.8/NOPB	DSBGA	YPF	4	250	178.0	8.4	1.16	1.2	0.4	4.0	8.0	Q1
LP5900XRX-2.8/NOPB	DSBGA	YPF	4	3000	178.0	8.4	1.16	1.2	0.4	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5900SD-1.5/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-1.8/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-2.0/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-2.2/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-2.5	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-2.5/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-2.7/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-2.8/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-3.0/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SD-3.3/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
LP5900SDX-1.8/NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
LP5900SDX-2.5/NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
LP5900SDX-2.7/NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
LP5900SDX-2.8/NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
LP5900SDX-3.0/NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
LP5900SDX-3.3/NOPB	WSON	NGF	6	4500	367.0	367.0	35.0
LP5900TL-1.5/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-1.8/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-1.9/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.0/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0


## PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5900TL-2.2/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.3/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.5/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.6/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.65/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.7/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.75/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.8/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-2.85/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-3.0/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-3.3/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TL-4.5/NOPB	DSBGA	YZR	4	250	210.0	185.0	35.0
LP5900TLX-1.5/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-1.8/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.1/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.3/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.5/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.6/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.7/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.75/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.8/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-2.85/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-3.0/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900TLX-3.3/NOPB	DSBGA	YZR	4	3000	210.0	185.0	35.0
LP5900XR-2.8/NOPB	DSBGA	YPF	4	250	210.0	185.0	35.0
LP5900XRX-2.8/NOPB	DSBGA	YPF	4	3000	210.0	185.0	35.0

# YZR0004




TEXAS INSTRUMENTS www.ti.com

## **MECHANICAL DATA**

# NGF0006A







B. This drawing is subject to change without notice.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated