# RENESAS Quad-Frequency Programmable XO IDT8N3Q001 REV G

### DATA SHEET

## **General Description**


The IDT8N3Q001 is a Quad-Frequency Programmable Clock Oscillator with very flexible frequency programming capabilities. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance. The device accepts 2.5V or 3.3V supply and is packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and FSEL1 pins, the IDT8N3Q001 can be programmed via the I<sup>2</sup>C interface to output clock frequencies between 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz to a very high degree of precision with a frequency step size of 435.9Hz  $\div$  *N* (*N* is the PLL output divider). Since the FSEL0 and FSEL1 pins are mapped to 4 independent PLL M and N divider registers (P, MINT, MFRAC and N), reprogramming those registers to other frequencies under control of FSEL0 and FSEL1 is supported. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.


### **Features**

- Fourth generation FemtoClock® NG technology
- Programmable clock output frequency from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
- Four power-up default frequencies (see part number order codes), re-programmable by I<sup>2</sup>C
- I<sup>2</sup>C programming interface for the output clock frequency and internal PLL control registers
- Frequency programming resolution is 435.9Hz ÷N
- One 2.5V, 3.3V LVPECL clock output
- Two control inputs for the power-up default frequency
- LVCMOS/LVTTL compatible control inputs
- RMS phase jitter @ 156.25MHz (12kHz 20MHz): 0.244ps (typical), integer PLL feedback configuration
- RMS phase jitter @ 156.25MHz (1kHz 40MHz): 0.265ps (typical), integer PLL feedback configuration
- Full 2.5V or 3.3V supply modes
- -40°C to 85°C ambient operating temperature
- Available in Lead-free (RoHS 6) package

## **Block Diagram**



### Pin Assignment



IDT8N3Q001 10-lead Ceramic 5mm x 7mm x 1.55mm package body CD Package Top View

#### **Table 1. Pin Descriptions**

Number	Name	Тур	e	Description
1	DNU	Unused		Do not use.
2	OE	Input	Pullup	Output enable pin. See Table 3 for function. LVCMOS/LVTTL interface levels.
3	V <sub>EE</sub>	Power		Negative power supply.
5, 4	FSEL1, FSEL0	Input	Pulldown	Default frequency select pins. See the Default Frequency Order Codes section. LVCMOS/LVTTL interface levels.
6, 7	Q, nQ	Output		Differential clock output. LVPECL interface levels.
8	V <sub>CC</sub>	Power		Power supply pin.
9	SDATA	Input/Output	Pullup	I <sup>2</sup> C Data Input/Output. Input: LVCMOS/LVTTL compatible interface levels. Output: Open drain.
10	SCLK	Input	Pullup	I <sup>2</sup> C Clock Input. LVCMOS/LVTTL compatible interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			5.5		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			50		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			50		kΩ

## **Function Tables**

#### Table 3A. OE Configuration


Input	
OE	Output Enable
0	Outputs Q, nQ are in high-impedance state.
1 (default)	Outputs are enabled.

NOTE: OE is an asynchronous control.

#### Table 3B. Output Frequency Range

15.476MHz to 866.67MHz	
975MHz to 1,300MMHz	

NOTE: Supported output frequency range. The output frequency can be programmed to any frequency in this range and to a precision of 218Hz or better.



## **Block Diagram with Programming Registers**

### **Principles of Operation**

The block diagram consists of the internal  $3^{rd}$  overtone crystal and oscillator which provide the reference clock  $f_{XTAL}$  of either 114.285 MHz or 100MHz. The PLL includes the FemtoClock NG VCO along with the Pre-divider (*P*), the feedback divider (*M*) and the post divider (*N*). The *P*, *M*, and *N* dividers determine the output frequency based on the  $f_{XTAL}$  reference and must be configured correctly for proper operation. The feedback divider is fractional supporting a huge number of output frequencies. The configuration of the feedback divider to integer-only values results in an improved output phase noise characteristics at the expense of the range of output frequencies. In addition, internal registers are used to hold up to four different factory pre-set *P*, *M*, and *N* configuration settings. These default pre-sets are stored in the I<sup>2</sup>C registers at power-up. Each configuration is selected via the the FSEL[1:0] pins and can be read back using the SCLK and SDATA pins.

The user may choose to operate the device at an output frequency different than that set by the factory. After power-up, the user may write new P, N and M settings into one or more of the four configuration registers and then use the FSEL[1:0] pins to select the newly programmed configuration. Note that the I<sup>2</sup>C registers are volatile and a power supply cycle will reload the pre-set factory default conditions.

If the user does choose to write a different *P*, *M*, and *N* configuration, it is recommended to write to a configuration which is not currently selected by FSEL[1:0] and then change to that configuration after the I<sup>2</sup>C transaction has completed. Changing the FSEL[1:0] controls results in an immediate change of the output frequency to the selected register values. The *P*, *M*, and *N* frequency configurations support an output frequency range 15.476MHz to 866.67MHz and 975MHz to 1,300MHz.

The devices use the fractional feedback divider with a delta-sigma modulator for noise shaping and robust frequency synthesis capability. The relatively high reference frequency minimizes phase noise generated by frequency multiplication and allows more efficient shaping of noise by the delta-sigma modulator.

The output frequency is determined by the 2-bit pre-divider (*P*), the feedback divider (M) and the 7-bit post divider (*N*). The feedback divider (*M*) consists of both a 7-bit integer portion (*MINT*) and an 18-bit fractional portion (*MFRAC*) and provides the means for high-resolution frequency generation. The output frequency  $f_{OUT}$  is calculated by:

$$f_{OUT} = f_{XTAL} \cdot \frac{1}{P \cdot N} \cdot \left[ MINT + \frac{MFRAC + 0.5}{2^{18}} \right]$$
(1)

The four configuration registers for the *P*, *M* (*MINT* & *MFRAC*) and *N* dividers which are named Pn, MINTn, MFRACn and Nn with n=0 to 3. "n" denominates one of the four possible configurations.

As identified previously, the configurations of *P*, *M* (*MINT* & *MFRAC*) and *N* divider settings are stored the  $I^2C$  register, and the configuration loaded at power-up is determined by the FSEL[1:0] pins.

**Table 4. Frequency Selection** 

Inp	out		
FSEL1	FSEL0	Selects	Register
0 (def.)	0 (def.)	Frequency 0	P0, MINT0, MFRAC0, N0
0	1	Frequency 1	P1, MINT1, MFRAC1, N1
1	0	Frequency 2	P2, MINT2, MFRAC2, N2
1	1	Frequency 3	P3, MINT3, MFRAC3, N3

## **Frequency Configuration**

An order code is assigned to each frequency configuration programmed by the factory (default frequencies). For more information on the available default frequencies and order codes, please see the Ordering Information Section in this document. For available order codes, see the *FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information* document.

For more information and guidelines on programming of the device for custom frequency configurations, the register description, the selection of fractional and integer-feedback configurations and the serial interface description, see the *FemtoClock NG Ceramic 5x7 Module Programming Guide*.

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V <sub>CC</sub>	3.63V	
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V	
Outputs, I <sub>O</sub> (SDATA) Outputs, I <sub>O</sub> (LVPECL) Continuous Current Surge Current	10mA 50mA 100mA	
Package Thermal Impedance, $\theta_{JA}$	49.4°C/W (0 mps)	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	

## **DC Electrical Characteristics**

#### Table 5A. Power Supply DC Characteristics, $V_{CC}$ = 3.3V ± 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				140	mA

### Table 5B. Power Supply DC Characteristics, $V_{CC}$ = 2.5V ± 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				136	mA

#### Table 5C. LVCMOS/LVTTL DC Characteristic, $V_{CC}$ = 3.3V ± 5% or 2.5V ± 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
M	Input High	FSEL[1:0], OE	V <sub>CC</sub> =3.3V +5%	1.7		V <sub>CC</sub> +0.3	V
V <sub>IH</sub>	Voltage	FSEL[1:0], OE	V <sub>CC</sub> =2.5V +5%	1.7			V
		FSEL[1:0]	V <sub>CC</sub> =3.3V +5%	-0.3		0.5	V
V <sub>IL</sub>	Input Low	OE	V <sub>CC</sub> =3.3V +5%	-0.3		0.8	V
۷IL	Voltage	FSEL[1:0]	V <sub>CC</sub> =2.5V +5%	-0.3		0.5	V
		OE	V <sub>CC</sub> =2.5V +5%	-0.3		V <sub>CC</sub> +0.3 V <sub>CC</sub> +0.3 0.5 0.8 0.5 0.8 10 5	V
		OE	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			V <sub>CC</sub> +0.3           0.5           0.8           0.5           0.8           10           5	μA
I <sub>IH</sub>	Input High Current	SDATA, SCLK	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
		FSEL0, FSEL1	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			V <sub>CC</sub> +0.3 V <sub>CC</sub> +0.3 0.5 0.8 0.5 0.8 10 5	μA
		OE	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-500			μA
IIL	Input Low Current	SDATA, SCLK	$V_{CC}$ = 3.465V or 2.625V, $V_{IN}$ = 0V	-150			μA
		FSEL0, FSEL1	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-5			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.8	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.5	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.55		1.0	V

### Table 5D. LVPECL DC Characteristics, V<sub>CC</sub> = 3.3V ± 5% or V<sub>CC</sub> = 2.5V ± 5%, V<sub>EE</sub> = 0V, T<sub>A</sub> = -40°C to 85°C

NOTE 1: Outputs terminated with 50  $\Omega$  to V\_CC – 2V.

## **AC Electrical Characteristics**

### Table 6. AC Characteristics, $V_{CC}$ = 3.3V ± 5% or 2.5V ± 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
£		Output Divider, $N = 3$ to 126	15.476		866.67	MHz
fout	Output Frequency Q, nQ	Output Divider, $N = 2$	975		1,300	MHz
f <sub>l</sub>	Initial Accuracy	Measured at 25°C			±10	ppm
		Option code = A or B			±100	ppm
fs f <sub>A</sub> f⊤ fjit(cc)	Temperature Stability	Option code = E or F			±50	ppm
		Option code = K or L			866.67 1,300 ±10 ±100	ppm
f	Aging	Frequency drift over 10 year life			866.67         1,300         ±10         ±100         ±50         ±20         ±3         ±5         ±113         ±63         ±33         20         4         0.995         0.390         0.425         0.555	ppm
ΙA	Aging	Frequency drift over 15 year life			±5	ppm
		Option code A or B (10 year life)			±113	ppm
f <sub>T</sub>	Total Stability	Ut Frequency Q, nQOutput Divider, $N = 3$ to 12615.476AccuracyMeasured at 25°C975AccuracyMeasured at 25°Cberature StabilityOption code = A or BOption code = K or L0ption code = K or LImage: StabilityPrequency drift over 10 year lifeImage: StabilityOption code A or B (10 year life)StabilityOption code A or B (10 year life)Image: StabilityOption code A or B (10 year life)Image: StabilityOption code K or L (10 year life)Image: StabilityImage: StabilityImage: StabilityStabilityImage: StabilityImage: Stab	±63	ppm		
		Option code K or L (10 year life)			866.67         1,300         ±10         ±100         ±50         ±20         ±3         ±5         ±113         ±63         ±33         20         4         0.995         0.390         0.425         0.555	ppm
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NOTE 1				20	ps
<i>t</i> jit(per)	RMS Period Jitter; NOTE 1			2.85	4	ps
	RMS Phase Jitter (Random); Fractional PLL feedback and f <sub>XTAL</sub> =100.000MHz (2xxx order codes)			0.440	0.995	ps
				0.240	866.67         1,300         ±10         ±10         ±10         ±20         ±3         ±5         ±113         ±63         ±33         20         4         0.995         0.390         0.425         0.555	ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random);			0.245		ps
	f <sub>XTAL</sub> =100.00MHz (1xxx order codes)			0.350		ps
		f <sub>OUT</sub> = 156.25MHz, NOTE 2, 3, 4		0.244		ps
		f <sub>OUT</sub> = 156.25MHz, NOTE 2, 3, 5		0.265		ps
	RMS Phase Jitter (Random) Fractional PLL feedback and f <sub>XTAL</sub> =114.285MHz (0xxx order codes)			0.475	$ \begin{array}{c} 1,300\\ \pm 10\\ \pm 10\\ \pm 100\\ \pm 50\\ \pm 20\\ \pm 3\\ \pm 5\\ \pm 113\\ \pm 63\\ \pm 33\\ 20\\ 4\\ 0.995\\ 0.390\\ 0.425\\ 0.555\\ \hline $	ps
Φ <sub>N</sub> (100)	Single-side band phase noise, 100Hz from Carrier	156.25MHz		-94.7		dBc/Hz
Φ <sub>N</sub> (1k)	Single-side band phase noise, 1kHz from Carrier	156.25MHz		-121.3		dBc/Hz
Φ <sub>N</sub> (10k)	Single-side band phase noise, 10kHz from Carrier	156.25MHz		-131.1		dBc/Hz

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$\Phi_{\sf N}(100k)$	Single-side band phase noise, 100kHz from Carrier	156.25MHz		-137.3		dBc/Hz
Φ <sub>N</sub> (1M)	Single-side band phase noise, 1MHz from Carrier	156.25MHz		-139.0		dBc/Hz
Φ <sub>N</sub> (10M)	Single-side band phase noise, 10MHz from Carrier	156.25MHz		-154.9		dBc/Hz
PSNR	Power Supply Noise Rejection	50mV Sinusoidal Noise 1kHz - 50kHz		-54		dB
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100		425	ps
odc	Output Duty Cycle		45		55	%
t <sub>STARTUP</sub>	Oscillator Start-Up Time				20	ms
t <sub>SET</sub>	Output frequency settling time after FSEL0 and FSEL1 values are changed			470		μs

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: XTAL parameters (initial accuracy, temperature stability, aging and total stability) are guaranteed by manufacturing.

NOTE 1: This parameter is defined in accordance with JEDEC standard 65.

NOTE 2: Please refer to the phase noise plots.

NOTE 3: Please see the FemtoClockNG Ceramic 5x7 Modules Programming guide for more information on PLL feedback modes and the optimum configuration for phase noise. Integer PLL feedback is the default operation for the dddd = 1xxx order codes and configures  $DSM_{ENA} = 0$  and  $ADC_{EN} = 0$ .

NOTE 4: Integration range: 12kHz-20MHz.


NOTE 5: Integration range: 1kHz-40MHz.

#### Phase Noise 10.00dB/ Ref 0.000dBc/Hz [Smo] Carrier 156.25 -94.7015 dBc/H2 +121.2711 dBc/H2 +131.0808 dBc/H2 +137.3030 dBc/H2 +139.0333 dBc/H2 +154.8698 dBc/H2 .250743 MHz 0.000 100 Hz 1 kHz >1 2: 3: 10 kHz 131.0808 dBc/Hz 4: 100 kHz 137.3030 dBc/Hz 5: 1 MHz 139.0333 dBc/Hz 6: 10 MHz 154.8698 dBc/Hz ×: 5tart 12 kHz Center 10.006 MHz Stop 20 MHz Center 10.006 MHz Span 19.988 MHz === Noise === Analysis Range Y: Band Marker Analysis Range Y: Band Marker Intg Noise: -75.4236 dBc / 19. RMS Noise: 239.517 µrad 13.7233 mdeg RMS Ditter: 243.969 fsec Residual FM: 1.28009 kHz -10.00 3 10 kHz -20.00 -30.00 -40.00 -50.00 / 19.69 MHz -60.00 -70.00 Noise Power dBc -80.00 -90.00 -100.0 -110.0 -120.0 4 -130.0<u>А</u> З -140.0 4 5 -150.0 И -160.0 A -170.0 -180.0 L ₩ 10k 1<del>00</del>k ŧM 1<del>0</del>M 100 Offset Frequency (Hz)


## Typical Phase Noise at 156.25MHz (12kHz - 20MHz)

NOTE: RMS Phase Noise (Random) for Integer PLL Feedback and  $f_{xtal}$ =100.000MHz.


## **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




**RMS Phase Jitter** 




**Output Rise/Fall Time** 



2.5V LVPECL Output Load AC Test Circuit




**Period Jitter** 



#### Cycle-to-Cycle Jitter

## Parameter Measurement Information, continued



**Output Duty Cycle/Pulse Width/Period** 

## **Applications Information**

### **Recommendations for Unused Input Pins**

### Inputs:

#### **LVCMOS Select Pins**

The FSEL[1:0] pins have internal pulldowns and OE control pins have internal pullups; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used. SCLK and SDATA should be left floating if not used.

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 1A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 1A and 1B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 1B. 3.3V LVPECL Output Termination

### **Termination for 2.5V LVPECL Outputs**

Figure 2A and Figure 2B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to V<sub>CC</sub> – 2V. For V<sub>CC</sub> = 2.5V, the V<sub>CC</sub> – 2V is very close to ground




Figure 2A. 2.5V LVPECL Driver Termination Example




Figure 2C. 2.5V LVPECL Driver Termination Example

level. The R3 in Figure 2B can be eliminated and the termination is shown in *Figure 2C*.




Figure 2B. 2.5V LVPECL Driver Termination Example

### **Schematic Layout**

*Figure 3* shows an example of IDT8N3Q001 application schematic. In this example, the device is operated at  $V_{CC} = 3.3V$ . As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The IDT8N3Q001 provides separate power supplies to isolate from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side. Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.




Figure 3. IDT8N3Q001 Application Schematic

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the IDT8N3Q001. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the IDT8N3Q001 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC}$  = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 140mA = **485.1mW**
- Power (outputs)<sub>MAX</sub> = 34.2mW/Loaded Output pair

Total Power\_MAX (3.465V, with all outputs switching) = 485.1mW + 34.2mW = 519.3mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 49.4°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.519W \* 49.4°C/W = 110.7°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 7. Thermal Resistance $\theta_{JA}$ for 10 Lead Ceramic 5mm x 7mm Package, Forced Convection

θ <sub>JA</sub> by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	41°C/W		

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 4.




Figure 4. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CC</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.8V$ ( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = 0.8V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.5V$ ( $V_{CC\_MAX} - V_{OL\_MAX}$ ) = 1.5V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.8V)/50\Omega] * 0.8V = 19.2mW$ 

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.5V)/50\Omega] * 1.5V = 15mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 34.2mW

## **Reliability Information**

### Table 8. $\theta_{\text{JA}}$ vs. Air Flow Table for a 10-lead Ceramic 5mm x 7mm Package


$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	49.4°C/W	44.2°C/W	41°C/W		

NOTE: For proper thermal dissipation, the PCB layout for the pin pad should at minimum equal the package pin dimensions.

### **Transistor Count**

The transistor count for IDT8N3Q001 Rev G is: 47,372

## Package Outline and Package Dimensions




## Ordering Information for FemtoClock NG Ceramic-Package XO and VCXO Products

The programmable VCXO and XO devices support a variety of devices options such as the output type, number of default frequencies, internal crystal frequency, power supply voltage, ambient temperature range and the frequency accuracy. The device options, default frequencies and default VCXO pull range must be specified at the time of order and are programmed by IDT before the shipment. Shown below are the available order codes, including the device options and default frequency configurations. Example part number: the order code 8N3QV01FG-0001CDI specifies a programmable, quad default-frequency VCXO with a voltage supply of 2.5V, a LVPECL output, a  $\pm 50$  ppm crystal frequency accuracy, contains a

114.285MHz internal crystal as frequency source, industrial temperature range, a lead-free (6/6 RoHS) 10-lead Ceramic 5mm x 7mm x 1.55mm package and is factory-programmed to the default frequencies of 100MHz, 122.88MHz, 125MHz and 156.25MHz and to the VCXO pull range of minimum  $\pm$ 100 ppm.

Other default frequencies and order codes are available from IDT on request. For more information on available default frequencies, see the *FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information* document.



## Table 9. Device Marking

	Industrial Temperature Range ( $T_A = -40^{\circ}C$ to 85°C)	Commercial Temperature Range (T <sub>A</sub> = 0°C to 70°C)	
Marking	IDT8N3x001yG-	IDT8N3x001yG-	
Marking	ddddCDI	ddddCD	
	x = Number of Default Frequencies, y = Option Code, dddd=Default-Frequency and VCXO Pull Range		

## **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
А	9	19	Table 9 Device Marking, corrected marking.	3/6/12

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/