June 26, 2012



ADC12D2000RF

12-Bit, Single 4.0 GSPS RF Sampling ADC

1.0 General Description

The 12-bit 2.0 GSPS ADC12D2000RF is an RF-sampling GSPS ADC that can directly sample input frequencies up to and above 2.7 GHz. The ADC12D2000RF augments the very large Nyquist zone of Texas Instruments' GSPS ADCs with excellent noise and linearity performance at RF frequencies, extending its usable range beyond the 3rd Nyquist zone.

The ADC12D2000RF provides a flexible LVDS interface which has multiple SPI programmable options to facilitate board design and FPGA/ASIC data capture. The LVDS outputs are compatible with IEEE 1596.3-1996 and supports programmable common mode voltage. The product is packaged in a lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.

To achieve the full rated performance for Fclk > 1.6 GHz, it is necessary to write the max power settings once to Register 6h via the Serial Interface; see Section 19.0 Register Definitions for more information.

2.0 Applications

- 3G/4G Wireless Basestation
 - Receive Path
 - DPD Path
- Wideband Microwave Backhaul
- RF Sampling Software Defined Radio
- Military Communications
- SIGINT
- RADAR / LIDAR
- Wideband Communications
- Consumer RF
- Test and Measurement

3.0 Features

- Excellent noise and linearity up to and above f_{IN} = 2.7 GHz
- Configurable to either 4.0 GSPS interleaved or 2.0 GSPS dual ADC
- New DESCLKIQ Mode for high bandwidth, high sampling rate apps
- Pin-compatible with ADC1xD1x00, ADC12Dx00RF
- Internally terminated, buffered, differential analog inputs
- Interleaved timing automatic and manual skew adjust
- Test patterns at output for system debug
- Time Stamp feature to capture external trigger
- Programmable gain, offset, and t_{AD} adjust feature
- 1:1 non-demuxed or 1:2 demuxed LVDS outputs

4.0 Key Specifications

■ Resolution 12 Bits

Interleaved 4.0 GSPS ADC

■ IMD_3 (Fin = 2.7GHz @ -13dBFS) -60.6 dBc (typ) ■ IMD_3 (Fin = 2.7GHz @ -16dBFS) -64.7 dBc (typ)

■ Noise Floor Density -154 dBm/Hz (typ)


Power 4.6 W (typ)

Dual 2.0 GSPS ADC, Fin = 498 MHz

■ ENOB 8.7 Bits (typ)
■ SNR 54.8 dB (typ)
■ SFDR 64.6 dBc (typ)


■ Power per Channel 2.3 W (typ)

5.0 Block Diagram




30173711

6.0 RF Performance



ADC12D2000RF Non-DES Mode IMD₃

30173798



ADC12D2000RF DES Mode FFT

30173714

CW Blocker: Fin = 2675 MHz; Total Power = -13 dBFS

WCDMA Blocker: Fc = 2685 MHz; Bandwidth = 3.84 MHz; Total Power = -13 dBFS

IMD₃ Product Power = -74 dBFS

30173701

7.0 Connection Diagram

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Α	GND	V_A	SDO	ТРМ	NDM	V_A	GND	V_E	GND_E	Dld0+	V_DR	Dld3+	GND_DR	Dld6+	V_DR	DId9+	GND_DR	Dld11+	Dld11-	GND_DR	Α
В	Vbg	GND	ECEb	SDI	CalRun	V_A	GND	GND_E	V_E	DId0-	Dld2+	Dld3-	Dld5+	DId6-	Dld8+	DId9-	DId10+	DI0+	DI1+	DI1-	В
С	Rtrim+	Vcmo	Rext+	SCSb	SCLK	V_A	NC	V_E	GND_E	Dld1+	Dld2-	Dld4+	Dld5-	Dld7+	Dld8-	Dld10-	DI0-	V_DR	DI2+	DI2-	С
D	DNC	Rtrim-	Rext-	GND	GND	CAL	DNC	V_A	V_A	Dld1-	V_DR	Dld4-	GND_DR	Dld7-	V_DR	GND_DR	V_DR	DI3+	DI4+	DI4-	D
E	V_A	Tdiode+	DNC	GND													GND_DR	DI3-	DI5+	DI5-	E
F	V_A	GND_TC	Tdiode-	DNC													GND_DR	DI6+	DI6-	GND_DR	F
G	v_тс	GND_TC	v_tc	v_тс													DI7+	DI7-	DI8+	DI8-	G
н	Vinl+	v_тс	GND_TC	V_A				GND	GND	GND	GND	GND	GND				DI9+	DI9-	DI10+	DI10-	н
J	Vinl-	GND_TC	v_тс	Vbiasl				GND	GND	GND	GND	GND	GND				V_DR	DI11+	DI11-	V_DR	J
κ	GND	Vbiasl	v_тс	GND_TC				GND	GND	GND	GND	GND	GND				ORI+	ORI-	DCLKI+	DCLKI-	ĸ
L	GND	VbiasQ	V_TC	GND_TC				GND	GND	GND	GND	GND	GND				ORQ+	ORQ-	DCLKQ+	DCLKQ-	L
М	VinQ-	GND_TC	v_тс	VbiasQ				GND	GND	GND	GND	GND	GND				GND_DR	DQ11+	DQ11-	GND_DR	М
N	VinQ+	v_тс	GND_TC	V_A				GND	GND	GND	GND	GND	GND				DQ9+	DQ9-	DQ10+	DQ10-	N
Р	v_тс	GND_TC	V_TC	v_тс										•			DQ7+	DQ7-	DQ8+	DQ8-	Р
R	V_A	GND_TC	v_тс	v_тс													V_DR	DQ6+	DQ6-	V_DR	R
т	V_A	GND_TC	GND_TC	GND													V_DR	DQ3-	DQ5+	DQ5-	т
U	GND_TC	CLK+	PDI	GND	GND	RCOut1-	DNC	V_A	V_A	DQd1-	V_DR	DQd4-	GND_DR	DQd7-	V_DR	V_DR	GND_DR	DQ3+	DQ4+	DQ4-	U
v	CLK-	DCLK _RST+	PDQ	CalDly	DES	RCOut2+	RCOut2-	V_E	GND_E	DQd1+	DQd2-	DQd4+	DQd5-	DQd7+	DQd8-	DQd10-	DQ0-	GND_DR	DQ2+	DQ2-	v
w	DCLK _RST-	GND	DNC	DDRPh	RCLK-	V_A	GND	GND_E	V_E	DQd0-	DQd2+	DQd3-	DQd5+	DQd6-	DQd8+	DQd9-	DQd10+	DQ0+	DQ1+	DQ1-	w
Υ	GND	V_A	FSR	RCLK+	RCOut1+	V_A	GND	V_E	GND_E	DQd0+	V_DR	DQd3+	GND_DR	DQd6+	V_DR	DQd9+	GND_DR	DQd11+	DQd11-	GND_DR	Y
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	

FIGURE 1. ADC12D2000RF Connection Diagram

The center ground pins are for thermal dissipation and must be soldered to a ground plane to ensure rated performance. See Section 18.5 SUPPLY / GROUNDING, LAYOUT AND THERMAL RECOMMENDATIONS for more information.

8.0 Ordering Information

Industrial Temperature Range (-40°C < T _A < +85°C)	NS Package
ADC12D2000RFIUT/NOPB	Lead-free 292-Ball BGA Thermally Enhanced Package
ADC12D2000RFIUT	Leaded 292-Ball BGA Thermally Enhanced Package
ADC12D2000RFRB	Reference Board

Table of Contents

1.0 General Description]
2.0 Applications]
3.0 Features	
4.0 Key Specifications	
5.0 Block Diagram	I
6.0 RF Performance	
7.0 Connection Diagram	
8.0 Ordering Information	o
9.0 Ball Descriptions and Equivalent Circuits	/
11.0 Operating Ratings	16
12.0 Converter Electrical Characteristics	17
13.0 Specification Definitions	28
14.0 Transfer Characteristic	
15.0 Timing Diagrams	
16.0 Typical Performance Plots	34
17.0 Functional Description	39
17.1 OVERVIEW	
17.2 CONTROL MODES	
17.2.1 Non-Extended Control Mode	
17.2.1.1 Dual Edge Sampling Pin (DES)	39
17.2.1.2 Non-Demultiplexed Mode Pin (NDM)	39
17.2.1.2 Non-Demultiplexed Mode Pin (NDM) 17.2.1.3 Dual Data Rate Phase Pin (DDRPh) 17.2.1.4 Calibration Pin (CAL)	40
17.2.1.4 Calibration Pin (CAL)	40
17.2.1.5 Calibration Delay Pin (CalDly)	. 40
17.2.1.6 Power Down I-channel Pin (PDI)	40
17.2.1.7 Power Down Q-channel Pin (PDQ)	40
17.2.1.8 Test Pattern Mode Pin (TPM)	40
17.2.1.9 Full-Scale Input Range Pin (FSR)	40
17.2.1.10 AC / DC-Coupled Mode Pin (Vowo)	. 40
17.2.1.10 AC / DC-Coupled Mode Pin (V _{CMO})	40
17.2.2 Extended Control Mode	41
17.2.2.1 The Serial Interface	41
17.3 FEATURES	42
17.3.1 Input Control and Adjust	43
17.3.1.1 AC/DC-coupled Mode	43
17.3.1.2 Input Full-Scale Range Adjust	43
17.3.1.3 Input Offset Adjust	43
17.3.1.4 DES/Non-DES Mode	43
17.3.1.5 DES Timing Adjust	
17.3.1.6 Sampling Clock Phase Adjust	. 44
17.3.2 Output Control and Adjust	. 44
17.3.2.1 SDR / DDR Clock	
17.3.2.2 LVDS Output Differential Voltage	. 45
17.3.2.3 LVDS Output Common-Mode Voltage	. 45
17.3.2.4 Output Formatting	45
17.3.2.5 Demux/Non-demux Mode	
17.3.2.6 Test Pattern Mode	
17.3.2.7 Time Stamp	
17.3.3 Calibration Feature	
17.3.3.1 Calibration Control Pins and Bits	
17.3.3.2 How to Execute a Calibration	
17.3.3.3 Power-on Calibration	
17.3.3.4 On-command Calibration	
17.3.3.5 Calibration Adjust	
17.3.3.6 Read / Write Calibration Settings	
17.3.3.7 Calibration and Power-Down	
17.3.3.8 Calibration and the Digital Outputs	
17.3.4 Power Down	
18.0 Applications Information	
18.1 THE ANALOG INPUTS	
18.1.1 Acquiring the Input	. 48
18.1.2 Driving the ADC in DES Mode	
18.1.3 FSR and the Reference Voltage	48

	on
18.1.6 AC-counled Input Sig	nals
	nals
	gnals
18.2 THE CLOCK INPUTS	49
	49
	50
	50
	50
	50
18.2.6 CLK Layout	50
18.3 THE LVDS OUTPUTS	
18.3.1 Common-mode and D	Differential Voltage50
18.3.2 Output Data Rate	
18.3.3 Terminating Unused I	LVDS Output Pins
	.E ADC12D2000RFS IN A SYSTEM51
18.4.1 DULK Reset Feature	51 YOUT AND THERMAL RECOMMENDATIONS51
18.5 SUPPLY / GROUNDING, LA	51
19.5.2 Puppes Capacitors	
18.5.3 Ground Plance	
18 5 4 Power System Eyam	ole51
18 5 5 Thermal Managemen	53
18 6 SYSTEM POWER-ON CON	SIDERATIONS
18 6 1 Power-on Configurat	on, and Calibration
	lock (DCLK)
18.7 RECOMMENDED SYSTEM	CHIPS
18.7.1 Temperature Sensor	
	56
18.7.3 Amplifiers for Analog	Input 56
18.7.4 Balun Recommendati	ons for Analog Input 56
	57
20.0 Physical Dimensions	
20.0 Physical Dimensions	
,	List of Figures
FIGURE 1. ADC12D2000RF Connection Di	List of Figures
FIGURE 1. ADC12D2000RF Connection Di- FIGURE 2. LVDS Output Signal Levels	List of Figures agram
FIGURE 1. ADC12D2000RF Connection Di- FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection DiffIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES	List of Figures agram
FIGURE 1. ADC12D2000RF Connection Di- FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection Dis FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mon	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection Dis FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mon FIGURE 7. Clocking in Non-Demux Mode D	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mot FIGURE 7. Clocking in Non-Demux Mode D FIGURE 8. Data Clock Reset Timing (Demu	List of Figures agram 3 agram 28 wristic 30 5 Mode* 31 5 Mode* 31 1e* 32 ES Mode* 32 x Mode) 33
FIGURE 1. ADC12D2000RF Connection Dis FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mos FIGURE 7. Clocking in Non-Demux Mode D FIGURE 8. Data Clock Reset Timing (Demu FIGURE 9. Power-on and On-Command Ca	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection Di- FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mod FIGURE 7. Clocking in Non-Demux Mode D FIGURE 8. Data Clock Reset Timing (Demu FIGURE 9. Power-on and On-Command Ca FIGURE 10. Serial Interface Timing	List of Figures agram 3 existic 30 8 Mode* 31 S Mode* 31 de* 32 ES Mode* 32 x Mode) 33 libration Timing 33
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESFIGURE 5. Clocking in Non-Demux Non-DEFIGURE 6. Clocking in 1:4 Demux DES Most FIGURE 7. Clocking in Non-Demux Mode DEFIGURE 8. Data Clock Reset Timing (Demus FIGURE 9. Power-on and On-Command Cast FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Opension of the serial serial parts of the	List of Figures agram 3 agram 28 wristic 30 5 Mode* 31 5 Mode* 31 5e* 32 ES Mode* 32 x Mode) 33 libration Timing 33 33 33
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mos FIGURE 7. Clocking in Non-Demux Mode DE FIGURE 8. Data Clock Reset Timing (Demus FIGURE 9. Power-on and On-Command Caster FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Op FIGURE 12. Serial Data Protocol - Write Op FIGURE 13. DDR DCLK-to-Data Phase Rel	List of Figures agram 3 existic 30 5 Mode* 31 5 Mode* 31 5e* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44
FIGURE 1. ADC12D2000RF Connection DirFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mod FIGURE 7. Clocking in Non-Demux Mode D FIGURE 8. Data Clock Reset Timing (Demu FIGURE 9. Power-on and On-Command Ca FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Op FIGURE 12. Serial Data Protocol - Write Op FIGURE 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel	List of Figures agram 3 existic 30 5 Mode* 31 5 Mode* 31 5e* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 44 ationship 44
FIGURE 1. ADC12D2000RF Connection DirFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mod FIGURE 7. Clocking in Non-Demux Mode D FIGURE 8. Data Clock Reset Timing (Demu FIGURE 9. Power-on and On-Command Ca FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Op FIGURE 12. Serial Data Protocol - Write Op FIGURE 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel FIGURE 15. Driving DESIQ Mode	List of Figures agram 3 existic 30 5 Mode* 31 5 Mode* 31 5e* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 44 ationship 44 ationship 44 ationship 44
FIGURE 1. ADC12D2000RF Connection DirFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DEFIGURE 5. Clocking in Non-Demux Non-DEFIGURE 6. Clocking in 1:4 Demux DES Mosting In State Clock Reset Timing (Demux FIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Cafigure 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Opfigure 12. Serial Data Protocol - Write Opfigure 13. DDR DCLK-to-Data Phase RelFIGURE 14. SDR DCLK-to-Data Phase RelFIGURE 15. Driving DESIQ Mode	List of Figures agram 3 existic 30 5 Mode* 31 5 Mode* 31 5te* 32 ES Modeb 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 44 ationship 44 48 49
FIGURE 1. ADC12D2000RF Connection DirFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DEFIGURE 5. Clocking in Non-Demux Non-DEFIGURE 6. Clocking in 1:4 Demux DES Mosting In State Clock Reset Timing (Demux FIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Cafigure 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Opfigure 12. Serial Data Protocol - Write Opfigure 13. DDR DCLK-to-Data Phase RelFIGURE 14. SDR DCLK-to-Data Phase RelFIGURE 15. Driving DESIQ Mode	List of Figures agram 3 eristic 30 5 Mode* 31 5 Mode* 31 5e* 32 ES Modeb 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 49 nversion Using a Balun 49
FIGURE 1. ADC12D2000RF Connection DirFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Characte FIGURE 4. Clocking in 1:2 Demux Non-DES FIGURE 5. Clocking in Non-Demux Non-DE FIGURE 6. Clocking in 1:4 Demux DES Mod FIGURE 7. Clocking in Non-Demux Mode D FIGURE 8. Data Clock Reset Timing (Demu FIGURE 9. Power-on and On-Command Ca FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Op FIGURE 12. Serial Data Protocol - Write Op FIGURE 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel FIGURE 15. Driving DESIQ Mode FIGURE 16. AC-coupled Differential Input FIGURE 17. Single-Ended to Differential Co FIGURE 18. Differential Input Clock Connections	List of Figures agram 3 eristic 30 5 Mode* 31 5e* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 44 ationship 44 ationship 44 ationship 49 nversion Using a Balun 49 tion 49
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESTIGURE 5. Clocking in Non-Demux Non-DESTIGURE 6. Clocking in 1:4 Demux DESTIGURE 7. Clocking in Non-Demux Mode DESTIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Castigure 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Opport of the Control of the Contro	List of Figures agram 3 eristic 30 5 Mode* 31 5te* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 44 ationship 44 ationship 44 ationship 49 nversion Using a Balun 49 tion 49 to 52
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESFIGURE 5. Clocking in Non-Demux Non-DESFIGURE 6. Clocking in Non-Demux DES More FIGURE 7. Clocking in Non-Demux Mode Defigure 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Caster FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Operigure 12. Serial Data Protocol - Write Operigure 13. DDR DCLK-to-Data Phase Refigure 14. SDR DCLK-to-Data Phase Refigure 15. Driving DESIQ Mode	List of Figures agram 3 eristic 30 5 Mode* 31 S Mode* 31 8e* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 ationship 44 ationship 44 mversion Using a Balun 49 tion 49 ton 49 50 52
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESFIGURE 5. Clocking in Non-Demux Non-DESFIGURE 6. Clocking in Non-Demux DES More FIGURE 7. Clocking in Non-Demux Mode Defigure 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Caster FIGURE 10. Serial Interface Timing	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESTIGURE 5. Clocking in Non-Demux Non-DESTIGURE 6. Clocking in 1:4 Demux DES Mode DIFIGURE 7. Clocking in Non-Demux Mode DIFIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Castigure 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Opprigure 12. Serial Data Protocol - Write Opprigure 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel FIGURE 15. Driving DESIQ Mode FIGURE 16. AC-coupled Differential Input FIGURE 17. Single-Ended to Differential Cost FIGURE 18. Differential Input Clock Connecting 19. Power and Grounding Example FIGURE 20. HSBGA Conceptual Drawing FIGURE 21. Power-on with Control Pins set FIGURE 23. Power-on with Control Pins set FIGURE 23. Power-on with Control Pins set	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection DiFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESFIGURE 5. Clocking in Non-Demux Non-DEFIGURE 6. Clocking in Non-Demux DES Mode DefIGURE 7. Clocking in Non-Demux Mode DefIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Caster Institution of Signal Interface Timing FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Operication of Signal Institution of	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection DiFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESFIGURE 5. Clocking in Non-Demux Non-DEFIGURE 6. Clocking in Non-Demux DES Mode DefIGURE 7. Clocking in Non-Demux Mode DefIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Caster Institution of Signal Interface Timing FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Operication of Signal Institution of	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection DiFIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-DESFIGURE 5. Clocking in Non-Demux Non-DEFIGURE 6. Clocking in Non-Demux DES Mode DefIGURE 7. Clocking in Non-Demux Mode DefIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Caster Institution of Signal Interface Timing FIGURE 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Operication of Signal Institution of	List of Figures agram 3 stristic 30 5 Mode* 31 S Mode* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 4tionship 44 yoversion Using a Balun 49 tion 49 tion 49 ty 52 53 5y Pull-up / down Resistors 54 by FPGA pre Power-on Cal 54 by FPGA post Power-on Cal 55 opplication 56
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-Destrigure 5. Clocking in Non-Demux Non-Destrigure 6. Clocking in Non-Demux Mode Destrigure 7. Clocking in Non-Demux Mode Destrigure 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Castigure 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Operigure 12. Serial Data Protocol - Write Operigure 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel FIGURE 15. Driving DESIQ Mode FIGURE 16. AC-coupled Differential Input FIGURE 17. Single-Ended to Differential Configure 18. Differential Input Clock Connecting 19. Power and Grounding Example FIGURE 20. HSBGA Conceptual Drawing FIGURE 21. Power-on with Control Pins set FIGURE 23. Power-on with Control Pins set FIGURE 24. Supply and DCLK Ramping FIGURE 25. Typical Temperature Sensor A	List of Figures agram 3 s Mode* 30 5 Mode* 31 5 Mode* 31 5 Mode* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 4 48 nversion Using a Balun 49 tion 49 5 52 by Pull-up / down Resistors 54 by FPGA pre Power-on Cal 54 by FPGA pre Power-on Cal 55 oplication 56 List of Tables
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-Destrigure 5. Clocking in Non-Demux Non-Destrigure 6. Clocking in Non-Demux Mode Dir FIGURE 7. Clocking in Non-Demux Mode Dir FIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Caster of Carlows 11. Serial Data Protocol - Read Opfigure 11. Serial Data Protocol - Write Opfigure 12. Serial Data Protocol - Write Opfigure 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel FIGURE 15. Driving DESIQ Mode	List of Figures agram 3
FIGURE 1. ADC12D2000RF Connection Dir FIGURE 2. LVDS Output Signal Levels FIGURE 3. Input / Output Transfer Character FIGURE 4. Clocking in 1:2 Demux Non-Destrigure 5. Clocking in Non-Demux Non-Destrigure 6. Clocking in Non-Demux Mode Dir FIGURE 7. Clocking in Non-Demux Mode Dir FIGURE 8. Data Clock Reset Timing (Demux FIGURE 9. Power-on and On-Command Castigure 10. Serial Interface Timing FIGURE 11. Serial Data Protocol - Read Opfigure 12. Serial Data Protocol - Write Opfigure 13. DDR DCLK-to-Data Phase Rel FIGURE 14. SDR DCLK-to-Data Phase Rel FIGURE 15. Driving DESIQ Mode FIGURE 16. AC-coupled Differential Input FIGURE 17. Single-Ended to Differential Configure 18. Differential Input Clock Connecting 19. Power and Grounding Example FIGURE 20. HSBGA Conceptual Drawing FIGURE 21. Power-on with Control Pins set FIGURE 23. Power-on with Control Pins set FIGURE 24. Supply and DCLK Ramping FIGURE 25. Typical Temperature Sensor A	List of Figures agram 3 s Mode* 30 5 Mode* 31 5 Mode* 31 5 Mode* 32 ES Mode* 32 x Mode) 33 libration Timing 33 eration 41 eration 42 ationship 44 4 48 nversion Using a Balun 49 tion 49 5 52 by Pull-up / down Resistors 54 by FPGA pre Power-on Cal 54 by FPGA pre Power-on Cal 55 oplication 56 List of Tables

TABLE 4. High-Speed Digital Outputs	
TABLE 5. Package Thermal Resistance	
TABLE 6. Static Converter Characteristics	. 17
TABLE 7. Dynamic Converter Characteristics	
TABLE 8. Analog Input / Output and Reference Characteristics	21
TABLE 9. I-Channel to Q-Channel Characteristics	
TABLE 10. Sampling Clock Characteristics	22
TABLE 11. Digital Control and Output Pin Characteristics	23
TABLE 12. Power Supply Characteristics	
TABLE 13. AC Electrical Characteristics	
TABLE 14. Serial Port Interface	26
TABLE 15. Calibration	26
TABLE 16. Non-ECM Pin Summary	
TABLE 17. Serial Interface Pins	41
TABLE 18. Command and Data Field Definitions	
TABLE 19. Features and Modes	42
TABLE 20. Supported Demux, Data Rate Modes	
TABLE 21. Test Pattern by Output Port in Demux Mode	
TABLE 22. Test Pattern by Output Port in Non-Demux Mode	45
TABLE 23. Calibration Pins	_
TABLE 24. Unused Analog Input Recommended Termination	
TABLE 25. Unused AutoSync and DCLK Reset Pin Recommendation	
TABLE 26. Temperature Sensor Recommendation	55
TABLE 27. Amplifier Recommendation	56
TABLE 28. Balun Recommendations	56
TABLE 29. Register Addresses	. 57

6

9.0 Ball Descriptions and Equivalent Circuits

TABLE 1. Analog Front-End and Clock Balls

Ball No.	Name	Equivalent Circuit	Description
H1/J1 N1/M1	VinI+/- VinQ+/-	AGND VCMO Control from VCMO AGND	Differential signal I- and Q-inputs. In the Non-Dual Edge Sampling (Non-DES) Mode, each I- an Q-input is sampled and converted by its respective channel with each positive transition of the CLK input. In Non-ECM (Non-Extended Control Mode) and DES Mode, both channels sample the I-input. In Extended Control Mode (ECM), the Control may optionally be selected for conversion in DES Mode by the DEQ Bit (Addr: Oh, Bit 6). Each I- and Q-channel input has an internal common mode bias that is disabled when DC-coupled Mode is selected. Both inputs must be either AC- or DC-coupled. The coupling mode is selected by the V _{CMO} Pin. In Non-ECM, the full-scale range of these input is determined by the FSR Pin; both I- and Channels have the same full-scale input range. I ECM, the full-scale input range of the I- and Channel inputs may be independently set via the Control Register (Addr: 3h and Addr: Bh). The input offset may also be adjusted in ECM.
U2/V1	CLK+/-	AGND 50k VBIAS	Differential Converter Sampling Clock. In the Non-DES Mode, the analog inputs are sampled on the positive transitions of this clock signal. I the DES Mode, the selected input is sampled of both transitions of this clock. This clock must b AC-coupled.
V2/W1	DCLK_RST+/-	VA AGND VA AGND AGND	Differential DCLK Reset. A positive pulse on the input is used to reset the DCLKI and DCLKQ outputs of two or more ADC12D2000RFs in order to synchronize them with other ADC12D2000RFs in the system. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized. The pulse applied here must meet timing relationships with respect to the CLK input

Ball No.	Name	Equivalent Circuit	Description
C2	V _{смо}	V _{CMO} 200k Enable AC Coupling GND	Common Mode Voltage Output or Signal Coupling Select. If AC-coupled operation at the analog inputs is desired, this pin should be held at logic-low level. This pin is capable of sourcing/sinking up to 100 µA. For DC-coupled operation, this pin should be left floating or terminated into high-impedance. In DC-coupled Mode, this pin provides an output voltage which is the optimal common-mode voltage for the input signal and should be used to set the common-mode voltage of the driving buffer.
B1	V _{BG}	VA GND	Bandgap Voltage Output or LVDS Commonmode Voltage Select. This pin provides a buffered version of the bandgap output voltage and is capable of sourcing / sinking 100 uA and driving a load of up to 80 pF. Alternately, this pin may be used to select the LVDS digital output common-mode voltage. If tied to logic-high, the 1.2V LVDS common-mode voltage is selected; 0.8V is the default.
C3/D3	Rext+/-	VA GND	External Reference Resistor terminals. A 3.3 k Ω ±0.1% resistor should be connected between Rext+/ The Rext resistor is used as a reference to trim internal circuits which affect the linearity of the converter; the value and precision of this resistor should not be compromised.
C1/D2	Rtrim+/-	VA GND	Input Termination Trim Resistor terminals. A 3.3 k Ω ±0.1% resistor should be connected between Rtrim+/ The Rtrim resistor is used to establish the calibrated 100 Ω input impedance of VinI, VinQ and CLK. These impedances may be fine tuned by varying the value of the resistor by a corresponding percentage; however, the tuning range and performance is not guaranteed for such an alternate value.
E2/F3	Tdiode+/-	Tdiode_P Tdiode_N GND GND GND	Temperature Sensor Diode Positive (Anode) and Negative (Cathode) Terminals. This set of pins is used for die temperature measurements. It has not been fully characterized.

Ball No.	Name	Equivalent Circuit	Description
Y4/W5	RCLK+/-	AGND 50k VBIAS	Reference Clock Input. The AutoSync feature is not supported on the ADC12D2000RF. The pin structures are still shown in the event that a design is supporting multiple pin compatible devices in the family that supports AutoSync, such as the ADC1xD1x00 and ADC12Dx00RF families. See <i>Table 25</i> for recommendations about terminating unused pins.
Y5/U6 V6/V7	RCOut1+/- RCOut2+/-	100Ω 100Ω	Reference Clock Output 1 and 2. The AutoSync feature is not supported on the ADC12D2000RF. The pin structures are still shown in the event that a design is supporting multiple pin compatible devices in the family that supports AutoSync, such as the ADC1xD1x00 and ADC12Dx00RF families. See <i>Table 25</i> for recommendations about terminating unused pins.

		TABLE 2. Control and Status	s Balls
Ball No.	Name	Equivalent Circuit	Description
V 5	DES	VA GND	Dual Edge Sampling (DES) Mode select. In the Non-Extended Control Mode (Non-ECM), wher this input is set to logic-high, the DES Mode of operation is selected, meaning that the VinI input is sampled by both channels in a time-interleave manner. The VinQ input is ignored. When this input is set to logic-low, the device is in Non-DE Mode, i.e. the I- and Q-channels operate independently. In the Extended Control Mode (ECM), this input is ignored and DES Mode selection is controlled through the Control Register by the DES Bit (Addr: 0h, Bit 7); defauts Non-DES Mode operation.
V4	CalDly	GND	Calibration Delay select. By setting this input logic-high or logic-low, the user can select the device to wait a longer or shorter amount of time respectively, before the automatic power-on sel calibration is initiated. This feature is pincontrolled only and is always active during ECI and Non-ECM.
D6	CAL	VA GND	Calibration cycle initiate. The user can commar the device to execute a self-calibration cycle by holding this input high a minimum of t _{CAL_H} after having held it low a minimum of t _{CAL_L} . If this input is held high at the time of power-on, the automat power-on calibration cycle is inhibited until this input is cycled low-then-high. This pin is active both ECM and Non-ECM. In ECM, this pin is logically OR'd with the CAL Bit (Addr: 0h, Bit 1s in the Control Register. Therefore, both pin and bit must be set low and then either can be set high to execute an on-command calibration.
B5	CalRun	V _A GND	Calibration Running indication. This output is logic-high while the calibration sequence is executing. This output is logic-low otherwise.
		GND	

Ball No.	Name	Equivalent Circuit	Description
U3 V3	PDI PDQ	VA 50 kΩ GND	Power Down I- and Q-channel. Setting either input to logic-high powers down the respective I or Q-channel. Setting either input to logic-low brings the respective I- or Q-channel to an operational state after a finite time delay. This pir is active in both ECM and Non-ECM. In ECM, each Pin is logically OR'd with its respective Bit Therefore, either this pin or the PDI and PDQ Bi in the Control Register can be used to powerdown the I- and Q-channel (Addr: 0h, Bit 11 and Bit 10), respectively.
A4	TPM	GND	Test Pattern Mode select. With this input at logic high, the device continuously outputs a fixed, repetitive test pattern at the digital outputs. In the ECM, this input is ignored and the Test Pattern Mode can only be activated through the Control Register by the TPM Bit (Addr: 0h, Bit 12).
A 5	NDM	GND	Non-Demuxed Mode select. Setting this input to logic-high causes the digital output bus to be in the 1:1 Non-Demuxed Mode. Setting this input to logic-low causes the digital output bus to be in the 1:2 Demuxed Mode. This feature is pin-controlled only and remains active during ECM and Non-ECM.
Y 3	FSR	VA GND	Full-Scale input Range select. In Non-ECM, this input must be set to logic-high; the full-scale differential input range for both I- and Q-channe inputs is set by this pin. In the ECM, this input is ignored and the full-scale range of the I- and Q channel inputs is independently determined by the setting of Addr: 3h and Addr: Bh, respective ly. Note that the logic-high FSR value in Non ECM corresponds to the minimum allowed selection in ECM.
W4	DDRPh	VA GND	DDR Phase select. This input, when logic-low, selects the 0° Data-to-DCLK phase relationship When logic-high, it selects the 90° Data-to-DCLK phase relationship, i.e. the DCLK transition indicates the middle of the valid data outputs. This pin only has an effect when the chip is in 1:2 Demuxed Mode, i.e. the NDM pin is set to logic low. In ECM, this input is ignored and the DDR phase is selected through the Control Register by the DPS Bit (Addr: 0h, Bit 14); the default is 0° Mode.

Ball No.	Name	Equivalent Circuit	Description
В3	ECE	VA Sol kΩ GND	Extended Control Enable bar. Extended feature control through the SPI interface is enabled when this signal is asserted (logic-low). In this case, most of the direct control pins have no effect. When this signal is de-asserted (logic-high), the SPI interface is disabled, all SPI registers are reset to their default values, and all available settings are controlled via the control pins.
C4	SCS	V _A 100 kΩ GND	Serial Chip Select bar. In ECM, when this signal is asserted (logic-low), SCLK is used to clock in serial data which is present on SDI and to source serial data on SDO. When this signal is deasserted (logic-high), SDI is ignored and SDO is in TRI-STATE.
C5	SCLK	V _A 100 kΩ GND	Serial Clock. In ECM, serial data is shifted into and out of the device synchronously to this clock signal. This clock may be disabled and held logic-low, as long as timing specifications are not violated when the clock is enabled or disabled.
B4	SDI	VA 100 kΩ GND	Serial Data-In. In ECM, serial data is shifted into the device on this pin while SCS signal is asserted (logic-low).
АЗ	SDO	S O N O N O N O N O N O N O N O N O N O	Serial Data-Out. In ECM, serial data is shifted out of the device on this pin while SCS signal is asserted (logic-low). This output is at TRI-STATE when SCS is de-asserted.
D1, D7, E3, F4, W3, U7	DNC	NONE	Do Not Connect. These pins are used for internal purposes and should not be connected, i.e. left floating. Do not ground.
C7	NC	NONE	Not Connected. This pin is not bonded and may be left floating or connected to any potential.

	TABLE 3. Power and Ground Balls						
Ball No.	Name	Equivalent Circuit	Description				
A2, A6, B6, C6, D8, D9, E1, F1, H4, N4, R1, T1, U8, U9, W6, Y2, Y6	V _A	NONE	Power Supply for the Analog circuitry. This supply is tied to the ESD ring. Therefore, it must be powered up before or with any other supply.				
G1, G3, G4, H2, J3, K3, L3, M3, N2, P1, P3, P4, R3, R4	V _{TC}	NONE	Power Supply for the Track-and-Hold and Clock circuitry.				
A11, A15, C18, D11, D15, D17, J17, J20, R17, R20, T17, U11, U15, U16, Y11, Y15	V_{DR}	NONE	Power Supply for the Output Drivers.				
A8, B9, C8, V8, W9, Y8	V_{E}	NONE	Power Supply for the Digital Encoder.				
J4, K2	Vbiasl	NONE	Bias Voltage I-channel. This is an externally decoupled bias voltage for the I-channel. Each pin should individually be decoupled with a 100 nF capacitor via a low resistance, low inductance path to GND.				
L2, M4	VbiasQ	NONE	Bias Voltage Q-channel. This is an externally decoupled bias voltage for the Q-channel. Each pin should individually be decoupled with a 100 nF capacitor via a low resistance, low inductance path to GND.				
A1, A7, B2, B7, D4, D5, E4, K1, L1, T4, U4, U5, W2, W7, Y1, Y7, H8:N13	GND	NONE	Ground Return for the Analog circuitry.				
F2, G2, H3, J2, K4, L4, M2, N3, P2, R2, T2, T3, U1	GND _{TC}	NONE	Ground Return for the Track-and-Hold and Clock circuitry.				
A13, A17, A20, D13, D16, E17, F17, F20, M17, M20, U13, U17, V18, Y13, Y17, Y20	GND _{DR}	NONE	Ground Return for the Output Drivers.				
A9, B8, C9, V9, W8, Y9	GND _E	NONE	Ground Return for the Digital Encoder.				

		outs	
· · · · · · · · · · · · · · · · · · ·		Equivalent Circuit	Description
K19/K20 L19/L20	DCLKI+/- DCLKQ+/-	DR GND	Data Clock Output for the I- and Q-channel data bus. These differential clock outputs are used to latch the output data and, if used, should always be terminated with a 100Ω differential resistor placed as closely as possible to the differential receiver. Delayed and non-delayed data outputs are supplied synchronously to this signal. In 1:2 Demux Mode or Non-Demux Mode, this signal is at ¼ or ½ the sampling clock rate, respectively. DCLKI and DCLKQ are always in phase with each other, unless one channel is powered down, and do not require a pulse from DCLK_RST to become synchronized.
K17/K18 L17/L18	ORI+/- ORQ+/-	DR GND	Out-of-Range Output for the I- and Q-channel. This differential output is asserted logic-high while the over- or under-range condition exists, i.e. the differential signal at each respective analog input exceeds the full-scale value. Each OR result refers to the current Data, with which it is clocked out. If used, each of these outputs should always be terminated with a 100Ω differential resistor placed as closely as possible to the differential receiver. ORQ (<i>Note 19</i>).

Ball No.	Name	Equivalent Circuit	Description
J18/J19	DI11+/-		
H19/H20	DI10+/-		
H17/H18	DI9+/-		
G19/G20	DI8+/-		
G17/G18	DI7+/-		
F18/F19	DI6+/-	V _{DR}	
E19/E20	DI5+/-	<u> </u>	
D19/D20	DI4+/-		I- and Q-channel Digital Data Outputs. In Non-
D18/E18	DI3+/-		Demux Mode, this LVDS data is transmitted at
C19/C20	DI2+/-	 	the sampling clock rate. In Demux Mode, these
B19/B20	DI1+/-	│	outputs provide ½ the data at ½ the sampling
B18/C17	DI0+/-	│ ·┙┡┪╇╸╇┍╩╾┼	clock rate, synchronized with the delayed data,
		 	i.e. the other ½ of the data which was sampled
M18/M19	DQ11+/-		one clock cycle earlier. Compared with the DId
N19/N20	DQ11+/-		and DQd outputs, these outputs represent the
N17/N18	DQ10+/- DQ9+/-	│ +┛┡ ┱ 本 ┩┖╌	later time samples. If used, each of these outputs
		 • 	should always be terminated with a 100Ω
P19/P20	DQ8+/-		differential resistor placed as closely as possible
P17/P18	DQ7+/-	$ \Psi $	to the differential receiver.
R18/R19	DQ6+/-		
T19/T20	DQ5+/-	DR GND	
U19/U20	DQ4+/-		
U18/T18	DQ3+/-		
V19/V20	DQ2+/-		
W19/W20	DQ1+/-		
W18/V17	DQ0+/-		
A18/A19	Dld11+/-		
B17/C16	Dld10+/-		
A16/B16	DId9+/-		
B15/C15	DId8+/-		
C14/D14	DId7+/-	V	
A14/B14	DId6+/-	V _{DR}	
B13/C13	Dld5+/-		Delayed I- and Q-channel Digital Data Outputs.
C12/D12	Dld4+/-	ا لم ا	In Non-Demux Mode, these outputs are at TRI-
A12/B12	DId3+/-	$ \Psi $	STATE. In Demux Mode, these outputs provide
B11/C11	DId2+/-	 • 	1/2 the data at 1/2 the sampling clock rate,
C10/D10	Dld1+/-	│ │ ┟┩本 ★┡╢ .	synchronized with the non-delayed data, i.e. the
A10/B10	DId0+/-		other ½ of the data which was sampled one clock
			cycle later. Compared with the DI and DQ
Y18/Y19	DQd11+/-	 	outputs, these outputs represent the earlier time
W17/V16	DQd10+/-	+¬	samples. If used, each of these outputs should
Y16/W16	DQd9+/-	T T T T T T T T T T	
W15/V15	DQd8+/-		always be terminated with a 100Ω differential
V14/U14	DQd7+/-	(+)	resistor placed as closely as possible to the
Y14/W14	DQd6+/-	4	differential receiver.
W13/V13	DQd5+/-	DR CND	
V12/U12	DQd4+/-	DR GND	
Y12/W12	DQd3+/-		
W11/V11	DQd2+/-		
	the state of the s	1	•
V10/U10	DQd1+/-		

10.0 Absolute Maximum Ratings

(Note 1, Note 2)

2.2V
0V to 100 mV
-0.15V to
$(V_A + 0.15V)$
-0.5V to 2.5V
0V to 100 mV
±50 mA
5.34 W
2500V
1000V
250V
-65°C to +150°C

11.0 Operating Ratings

(Note 1, Note 2)

Note 1, Note 2)			
Ambient Temperature Range			
ADC12D2000RF (Standard JEDEC thermal model)	-40°C ≤ T _A ≤ +45°C		
ADC12D2000RF (Enhanced thermal model / heatsink)	-40°C ≤ T _A ≤ +85°C		
Junction Temperature Range - applies only to maximum operating speed	T _J ≤ +120°C		
Supply Voltage (V _A , V _{TC} , V _E)	+1.9V to +2.1V		
Driver Supply Voltage (V _{DR})	+1.9V to V _A		
V _{IN} +/- Voltage Range (<i>Note 14</i>)	-0.4V to 2.4V (d.ccoupled)		
V _{IN} +/- Differential Voltage Range (<i>Note 15</i>)	1.0V (d.ccoupled @100% duty cycle) 2.0V (d.ccoupled @20% duty cycle) 2.8V (d.ccoupled @10% duty cycle)		
V _{IN} +/- Current Range (<i>Note 14</i>)	±50 mA peak (a.ccoupled)		
V _{IN} +/- Power	15.3 dBm (maintaining common mode voltage, a.c coupled) 17.1 dBm (not maintaining common mode voltage, a.c coupled)		
Ground Difference max(GND _{TC/DR/E}) -min(GND _{TC/DR/E})	0V		
CLK+/- Voltage Range	0V to V _A		
Differential CLK Amplitude	0.4V _{P-P} to 2.0V _{P-P}		
Common Mode Input Voltage	V _{CMO} - 150mV < V _{CMI} < V _{CMO} +150mV		

TABLE 5. Package Thermal Resistance

Package	θ_{JA}	θ _{JC1}	θ_{JC2}
292-Ball BGA Thermally Enhanced Package	16°C/W	2.9°C/W	2.5°C/W

Soldering process must comply with Texas Instruments' Reflow Temperature Profile specifications. Refer to www.national.com/packaging.

12.0 Converter Electrical Characteristics

Unless otherwise specified, the following apply after calibration for $V_A = V_{DR} = V_{TC} = V_E = +2.0V$; I- and Q-channels, AC-coupled, unused channel terminated to AC ground, FSR Pin = High; Differential, AC coupled Sine Wave Sampling Clock, $f_{CLK} = 2.0$ GHz at 0.5 V_{P-P} with 50% duty cycle (as specified); $V_{BG} = Floating$; Extended Control Mode with Register 6h written to 1C0Eh; Rext = Rtrim = $3300\Omega \pm 0.1\%$; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer on. **Boldface limits apply for T_A = T_{MIN} to T_{MAX} and for T_J < 120°C.** All other limits T_A = 25°C, unless otherwise noted. (*Note 5*, *Note 6*, *Note 7*)

TABLE 6. Static Converter Characteristics

Symbol	Parameter	Conditions	ADC12E	ADC12D2000RF	
Symbol	Parameter	Conditions	Тур	Lim	(Limits)
	Resolution with No Missing Codes			12	bits
INL	Integral Non-Linearity (Best fit)	1 MHz DC-coupled over-ranged sine wave	±2.5		LSB
DNL	Differential Non-Linearity	1 MHz DC-coupled over-ranged sine wave	±0.5		LSB
V _{OFF}	Offset Error		5		LSB
V _{OFF} _ADJ	Input Offset Adjustment Range	Extended Control Mode	±45		mV
PFSE	Positive Full-Scale Error	(Note 8)		±25	mV (max)
NFSE	Negative Full-Scale Error	(Note 8)		±25	mV (max)
	Out-of-Range Output Code (Note	$(V_{IN}+) - (V_{IN}-) > + Full Scale$		4095	
	9)	$(V_{IN}^+) - (V_{IN}^-) < -$ Full Scale		0	

TABLE 7. Dynamic Converter Characteristics

(Note 10)

Symbol	Davamatav	Conditions	ADC12D	2000RF	Units (Limits)
Symbol	Parameter		Тур	Lim	
	Bandwidth	Non-DES Mode, DESCLKIQ Mo	ode		
		-3 dB (<i>Note 17</i>)	2.7		GHz
		-6 dB	3.1		GHz
		-9 dB	3.5		GHz
		-12 dB	4.0		GHz
		DESI Mode, DESQ Mode			
		-3 dB (<i>Note 17</i>)	1.2		GHz
		-6 dB	2.3		GHz
		-9 dB	2.7		GHz
		-12 dB	3.0		GHz
		DESIQ Mode			
		-3 dB (<i>Note 17</i>)	1.75		GHz
		-6 dB	2.7		GHz

Symbol	Down was a town	O a madial a ma	ADC12D	2000RF	Units (Limits)
	Parameter	Conditions	Тур	Lim	
	Gain Flatness	Non-DES Mode			•
		D.C. to Fs/2	±0.4		dB
		D.C. to Fs	±1.1		dB
		D.C. to 3Fs/2	±1.7		dB
		D.C. to 2Fs	±5.7		dB
		DESI, DESQ Mode			
		D.C. to Fs/2	±2.7		dB
		D.C. to Fs	±9.2		dB
		DESIQ Mode			•
		D.C. to Fs/2	±1.6		dB
		DESCLKIQ Mode			
		D.C. to Fs/2	±1.2		dB
CER	Code Error Rate		10-18		Error/
			10.5		Sample
IMD ₃	3rd order Intermodulation	DES Mode			
	Distortion	$F_{IN} = 2670 \text{ MHz} \pm 2.5 \text{MHz}$	-73.6		dBFS
		@ -13 dBFS	-60.6		dBc
		$F_{IN} = 2070 \text{ MHz} \pm 2.5 \text{MHz}$	-76.1		dBFS
		@ -13 dBFS	-60.1		dBc
		$F_{IN} = 2670 \text{ MHz} \pm 2.5 \text{MHz}$	-80.7		dBFS
		@ -16 dBFS	-64.7		dBc
		$F_{IN} = 2070 \text{ MHz} \pm 2.5 \text{MHz}$	-70.9		dBFS
		@ -16 dBFS	-54.9		dBc
<u> </u>	Noise Floor Density	50Ω single-ended termination,	-154		dBm/Hz
		DES Mode	-153		dBFS/Hz

Combal	Downwater	Conditions	ADC12D2000RF	Units	
Symbol	Parameter	Conditions	Тур	Lim	(Limits)
Non-DES Mo	de (Note 11, Note 13, Note 20)				
ENOB	Effective Number of Bits	A _{IN} = 125 MHz @ -0.5 dBFS	8.9		bits
		A _{IN} = 248 MHz @ -0.5 dBFS	8.9		bits
		A _{IN} = 498 MHz @ -0.5 dBFS	8.7	8.0	bits (min)
		A _{IN} = 1147 MHz @ -0.5 dBFS	8.3		bits
		A _{IN} = 1448 MHz @ -0.5 dBFS	8.1		bits
SINAD	Signal-to-Noise Plus Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	55.1		dB
	Ratio	A _{IN} = 248 MHz @ -0.5 dBFS	55.1		dB
		A _{IN} = 498 MHz @ -0.5 dBFS	54.4	49.7	dB (min)
		A _{IN} = 1147 MHz @ -0.5 dBFS	51.5		dB
		A _{IN} = 1448 MHz @ -0.5 dBFS	50.3		dB
SNR	Signal-to-Noise Ratio	A _{IN} = 125 MHz @ -0.5 dBFS	55.6		dB
		A _{IN} = 248 MHz @ -0.5 dBFS	55.6		dB
		A _{IN} = 498 MHz @ -0.5 dBFS	54.8	50.1	dB (min)
		A _{IN} = 1147 MHz @ -0.5 dBFS	51.9		dB
		A _{IN} = 1448 MHz @ -0.5 dBFS	50.6		dB
THD	Total Harmonic Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	-64.4		dB
		A _{IN} = 248 MHz @ -0.5 dBFS	-65.2		dB
		A _{IN} = 498 MHz @ -0.5 dBFS	-65.2	-60	dB (max)
		A _{IN} = 1147 MHz @ -0.5 dBFS	-63.0		dB
		A _{IN} = 1448 MHz @ -0.5 dBFS	-63.4		dB
2nd Harm	Second Harmonic Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	-79.8		dBc
		A _{IN} = 248 MHz @ -0.5 dBFS	-75.5		dBc
		A _{IN} = 498 MHz @ -0.5 dBFS	-69.5		dBc
		A _{IN} = 1147 MHz @ -0.5 dBFS	-67.5		dBc
		A _{IN} = 1448 MHz @ -0.5 dBFS	-71.8		dBc
3rd Harm	Third Harmonic Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	-67.8		dBc
		A _{IN} = 248 MHz @ -0.5 dBFS	-68.3		dBc
		A _{IN} = 498 MHz @ -0.5 dBFS	-71.1		dBc
		A _{IN} = 1147 MHz @ -0.5 dBFS	-66.1		dBc
		A _{IN} = 1448 MHz @ -0.5 dBFS	-67.5		dBc
SFDR	Spurious-Free Dynamic Range	A _{IN} = 125 MHz @ -0.5 dBFS	66.4		dBc
		A _{IN} = 248 MHz @ -0.5 dBFS	67.8		dBc
		A _{IN} = 498 MHz @ -0.5 dBFS	64.6	50.4	dBc (min)
		A _{IN} = 1147 MHz @ -0.5 dBFS	57.3		dBc
		A _{IN} = 1448 MHz @ -0.5 dBFS	55.9		dBc

0	Davamatav	Conditions	ADC12D2000RF		Units
Symbol	Parameter	Conditions	Тур	Lim	(Limits)
DES Mode (/	Note 11, Note 12, Note 13, Note 20)				
ENOB	Effective Number of Bits	A _{IN} = 125 MHz @ -0.5 dBFS	8.9		bits
		A _{IN} = 248 MHz @ -0.5 dBFS	8.9		bits
		A _{IN} = 498 MHz @ -0.5 dBFS	8.6		bits
		A _{IN} = 1147 MHz @ -0.5 dBFS	8.3		bits
		A _{IN} = 1448 MHz @ -0.5 dBFS	8.1		bits
SINAD	Signal-to-Noise Plus Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	55.1		dB
	Ratio	A _{IN} = 248 MHz @ -0.5 dBFS	55.1		dB
		A _{IN} = 498 MHz @ -0.5 dBFS	53.7		dB
		A _{IN} = 1147 MHz @ -0.5 dBFS	51.5		dB
		A _{IN} = 1448 MHz @ -0.5 dBFS	50.2		dB
SNR	Signal-to-Noise Ratio	A _{IN} = 125 MHz @ -0.5 dBFS	55.6		dB
		A _{IN} = 248 MHz @ -0.5 dBFS	55.6		dB
		A _{IN} = 498 MHz @ -0.5 dBFS	54.1		dB
		A _{IN} = 1147 MHz @ -0.5 dBFS	51.8		dB
		A _{IN} = 1448 MHz @ -0.5 dBFS	50.6		dB
THD	Total Harmonic Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	-63.5		dB
		A _{IN} = 248 MHz @ -0.5 dBFS	-64.6		dB
		A _{IN} = 498 MHz @ -0.5 dBFS	-64.2		dB
		A _{IN} = 1147 MHz @ -0.5 dBFS	-65.6		dB
		A _{IN} = 1448 MHz @ -0.5 dBFS	-60.7		dB
2nd Harm	Second Harmonic Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	-75.5		dBc
		A _{IN} = 248 MHz @ -0.5 dBFS	-76.7		dBc
		A _{IN} = 498 MHz @ -0.5 dBFS	-79.5		dBc
		A _{IN} = 1147 MHz @ -0.5 dBFS	-79.5		dBc
		A _{IN} = 1448 MHz @ -0.5 dBFS	-64.9		dBc
3rd Harm	Third Harmonic Distortion	A _{IN} = 125 MHz @ -0.5 dBFS	-65.5		dBc
		A _{IN} = 248 MHz @ -0.5 dBFS	-65.4		dBc
		A _{IN} = 498 MHz @ -0.5 dBFS	-67.3		dBc
		A _{IN} = 1147 MHz @ -0.5 dBFS	-67.1		dBc
		A _{IN} = 1448 MHz @ -0.5 dBFS	-65.1		dBc
SFDR	Spurious-Free Dynamic Range	A _{IN} = 125 MHz @ -0.5 dBFS	65.0		dBc
		A _{IN} = 248 MHz @ -0.5 dBFS	64.9		dBc
		A _{IN} = 498 MHz @ -0.5 dBFS	64.2		dBc
		A _{IN} = 1147 MHz @ -0.5 dBFS	61.9		dBc
		A _{IN} = 1448 MHz @ -0.5 dBFS	62.3		dBc

TABLE 8. Analog Input / Output and Reference Characteristics

Symbol	Parameter	eter Conditions		2000RF	Units
Symbol	Parameter	Conditions	Тур	Lim	(Limits)
Analog Input	ts				
/ _{IN_FSR}	Analog Differential Input Full Scale	Non-Extended Control Mode			
	Range	FSR Pin High		740	mV _{P-P} (min)
			800	860	mV _{P-P} (max)
		Extended Control Mode			•
		FM(14:0) = 4000 h (default)	800		mV _{P-P}
		FM(14:0) = 7FFF h	1000		mV _{P-P}
O _{IN}	Analog Input Capacitance,	Differential	0.02		pF
	Non-DES Mode (Note 9, Note 16)	Each input pin to ground	1.6		pF
	Analog Input Capacitance,	Differential	0.08		pF
	DES Mode (Note 9, Note 16)	Each input pin to ground	2.2		pF
R _{IN}	Differential Input Resistance		100	91	Ω (min)
			100	109	Ω (max)
Common Mo	de Output				'
/ _{CMO}	Common Mode Output Voltage	$I_{CMO} = \pm 100 \mu\text{A}$	1.25	1.15	V (min)
			1.25	1.35	V (max)
C_V _{CMO}	Common Mode Output Voltage Temperature Coefficient	$I_{CMO} = \pm 100 \ \mu A \ (Note \ 10)$	38		ppm/°C
V _{CMO_LVL}	V _{CMO} input threshold to set DC-coupling Mode	(Note 10)	0.63		V
C _L V _{CMO}	Maximum V _{CMO} Load Capacitance	(Note 9)		80	pF
Bandgap Ref	ference		•		•
/ _{BG}	Bandgap Reference Output	I _{BG} = ±100 μA	1.05	1.15	V (min)
	Voltage		1.25	1.35	V (max)
C_V _{BG}	Bandgap Reference Voltage Temperature Coefficient	$I_{BG} = \pm 100 \ \mu A \ (Note \ 10)$	32		ppm/°C
C _L V _{BG}	Maximum Bandgap Reference load Capacitance	(Note 9)		80	pF

TABLE 9. I-Channel to Q-Channel Characteristics

Symbol	Parameter	Conditions	ADC12D2000RF		Units
Symbol	Parameter	Conditions	Тур	Lim	(Limits)
	Offset Match	(Note 10)	2		LSB
	Positive Full-Scale Match	Zero offset selected in Control Register	2		LSB
	Negative Full-Scale Match	Zero offset selected in Control Register	2		LSB
	Phase Matching (I, Q)	f _{IN} = 1.0 GHz (<i>Note 10</i>)	< 1		Degree
X-TALK	Crosstalk from I-channel (Aggressor) to Q-channel (Victim)	Aggressor = 867 MHz F.S. Victim = 100 MHz F.S.	-70		dB
	Crosstalk from Q-channel (Aggressor) to I-channel (Victim)	Aggressor = 867 MHz F.S. Victim = 100 MHz F.S.	-70		dB

TABLE 10. Sampling Clock Characteristics

Symbol	Parameter	Conditions	ADC12D2000RF		Units
			Тур	Lim	(Limits)
V _{IN_CLK}	Differential Sampling Clock Input Level (<i>Note 10</i>)	Sine Wave Clock	0.0	0.4	V _{P-P} (min)
		Differential Peak-to-Peak	0.6	2.0	V _{P-P} (max)
		Square Wave Clock Differential Peak-to-Peak	0.0	0.4	V _{P-P} (min)
			0.6	2.0	V _{P-P} (max)
C _{IN_CLK}	Sampling Clock Input Capacitance (Note 9)	Differential	0.1		pF
		Each input to ground	1		pF
R _{IN_CLK}	Sampling Clock Differential Input Resistance	(Note 10)	100		Ω

TABLE 11. Digital Control and Output Pin Characteristics

0	Parameter	Conditions	ADC12D2000RF		Units
Symbol			Тур	Lim	(Limits)
Digital Contro	l Pins (DES, CalDly, CAL, PDI, PD	Q, TPM, NDM, FSR, DDRPh, ECE,	SCLK, SDI, SCS	5)	
V _{IH}	Logic High Input Voltage			0.7×V _A	V (min)
V _{IL}	Logic Low Input Voltage			0.3×V _A	V (max)
I _{IH}	Input Leakage Current; V _{IN} = V _A		0.02		μА
I _{IL}	Input Leakage Current; V _{IN} = GND	FSR, CalDly, CAL, NDM, TPM, DDRPh, DES	-0.02		μА
		SCS, SCLK, SDI	-17		μA
		PDI, PDQ, ECE	-38		μA
C _{IN_DIG}	Digital Control Pin Input Capacitance (<i>Note 9</i>)	Measured from each control pin to GND	1.5		pF
Digital Output	Pins (Data, DCLKI, DCLKQ, ORI,	ORQ)			
V _{OD}	LVDS Differential Output Voltage	V _{BG} = Floating, OVS = High	670	450	mV _{P-P} (min)
			070	890	mV _{P-P} (max)
		V _{BG} = Floating, OVS = Low	500	280	mV _{P-P} (min)
			500	680	mV _{P-P} (max)
		$V_{BG} = V_A$, OVS = High	730		mV _{P-P}
		$V_{BG} = V_A$, OVS = Low	530		mV _{P-P}
ΔV _{O DIFF}	Change in LVDS Output Swing Between Logic Levels		±1		mV
V _{os}	Output Offset Voltage (Note 10)	V _{BG} = Floating	0.8		V
		$V_{BG} = V_A$	1.2		V
ΔV _{OS}	Output Offset Voltage Change Between Logic Levels	(Note 10)	±1		mV
l _{os}	Output Short Circuit Current (Note 10)	V _{BG} = Floating; D+ and D- connected to 0.8V	±4		mA
Z _O	Differential Output Impedance	(Note 10)	100		Ω
V _{OH}	Logic High Output Level	CalRun, $I_{OH} = -100 \mu A$, (<i>Note 10</i>) SDO, $I_{OH} = -400 \mu A$ (<i>Note 10</i>)	1.65		V
V _{OL}	Logic Low Output Level	CalRun, I _{OL} = 100 μA, (<i>Note 10</i>) SDO, I _{OL} = 400 μA (<i>Note 10</i>)	0.15		V
Differential Do	CLK Reset Pins (DCLK_RST)	· · · · · · · · · · · · · · · · · · ·			
V _{CMI_DRST}	DCLK_RST Common Mode Input Voltage	(Note 10)	1.25		V
V _{ID_DRST}	Differential DCLK_RST Input Voltage	(Note 10)	V _{IN_CLK}		V _{P-P}
R _{IN_DRST}	Differential DCLK_RST Input Resistance	(Note 10)	100		Ω

TABLE 12. Power Supply Characteristics

Cumbal	Parameter	Conditions	ADC12D2000RF		Units
Symbol			Тур	Lim	(Limits)
I _A	Analog Supply Current	PDI = PDQ = Low	1410		mA
		PDI = Low; PDQ = High	760		mA
		PDI = High; PDQ = Low	760		mA
		PDI = PDQ = High	3.0		mA
I _{TC}	Track-and-Hold and Clock Supply	PDI = PDQ = Low	555		mA
	Current	PDI = Low; PDQ = High	330		mA
		PDI = High; PDQ = Low	330		mA
		PDI = PDQ = High	1.3		mA
I _{DR}	Output Driver Supply Current	PDI = PDQ = Low	295		mA
		PDI = Low; PDQ = High	150		mA
		PDI = High; PDQ = Low	150		mA
		PDI = PDQ = High	6		μA
I _E	Digital Encoder Supply Current	PDI = PDQ = Low	130		mA
		PDI = Low; PDQ = High	70		mA
		PDI = High; PDQ = Low	70		mA
		PDI = PDQ = High	95		μA
I _{TOTAL}	Total Supply Current	1:2 Demux Mode PDI = PDQ = Low	2390	2670	mA (max)
		Non-Demux Mode PDI = PDQ = Low	2300		mA
P _C	Power Consumption	1:2 Demux Mode	'	•	•
		PDI = PDQ = Low	4.78	5.34	W (max)
		PDI = Low; PDQ = High	2.62		W
		PDI = High; PDQ = Low	2.62		W
		PDI = PDQ = High	8.8		mW
		Non-Demux Mode		•	•
		PDI = PDQ = Low	4.6		W

TABLE 13. AC Electrical Characteristics

Symbol	Parameter	Conditions	ADC12D2000RF		Units
			Тур	Lim	(Limits)
Sampling Cl	ock (CLK)	•			
f _{CLK (max)}	Maximum Sampling Clock Frequency			2.0	GHz
f _{CLK (min)}	Minimum Sampling Clock	Non-DES Mode; LFS = 0 b		300	MHz
	Frequency	Non-DES Mode; LFS = 1 b		200	MHz
		DES Mode		500	MHz
	Sampling Clock Duty Cycle	$f_{CLK(min)} \le f_{CLK} \le f_{CLK(max)}$	50	20	% (min)
		(Note 10)	50	80	% (max)
t _{CL}	Sampling Clock Low Time	(Note 9)	250	100	ps (min)
t _{CH}	Sampling Clock High Time	(Note 9)	250	100	ps (min)
Data Clock (DCLKI, DCLKQ)	•	•	1	,
	DCLK Duty Cycle	(Note 9)	50	45	% (min)
			50	55	% (max)
t _{SR}	Setup Time DCLK_RST±	(Note 10)	45		ps
t _{HR}	Hold Time DCLK_RST±	(Note 10)	45		ps

0	Parameter	Conditions	ADC12I	D2000RF	Units (Limits)
Symbol			Тур	Lim	
t _{PWR}	Pulse Width DCLK_RST±	(Note 9)		5	Sampling Clock Cycles (min)
t _{SYNC_DLY}	DCLK Synchronization Delay	90° Mode (Note 9)		4	Sampling
		0° Mode (<i>Note 9</i>)		5	Clock Cycles
t _{LHT}	Differential Low-to-High Transition Time	10%-to-90%, C _L = 2.5 pF (<i>Note</i> 10)	200		ps
t _{HLT}	Differential High-to-Low Transition Time	10%-to-90%, C _L = 2.5 pF (<i>Note</i> 10)	200		ps
t _{SU}	Data-to-DCLK Setup Time	90° Mode (<i>Note 9</i>)	375		ps
t _H	DCLK-to-Data Hold Time	90° Mode (<i>Note 9</i>)	375		ps
t _{OSK}	DCLK-to-Data Output Skew	50% of DCLK transition to 50% of Data transition (<i>Note 9</i>)	±50		ps
Data Input-to	o-Output			•	
t _{AD}	Aperture Delay (Note 10)	Sampling CLK+ Rise to Acquisition of Data	1.19		ns
t _{AJ}	Aperture Jitter	(Note 10)	0.2		ps (rms)
t _{OD}	Sampling Clock-to Data Output Delay (in addition to Latency)	50% of Sampling Clock transition to 50% of Data transition (<i>Note</i> 10)	3.1		ns
t _{LAT}	Latency in 1:2 Demux Non-DES Mode (<i>Note 9</i>) Latency in 1:4 Demux DES Mode (<i>Note 9</i>)	DI, DQ Outputs		34	
		Dld, DQd Outputs		35	
		DI Outputs		34	
		DQ Outputs		34.5	
		Dld Outputs		35	Sampling
		DQd Outputs		35.5	Cycles
	Latency in Non-Demux Non-DES	DI Outputs		34	
	Mode (Note 9)	DQ Outputs		34	
	Latency in Non-Demux DES Mode (Note 9)	DI Outputs		34	
		DQ Outputs		34.5	
t _{ORR}	Over Range Recovery Time	Differential V _{IN} step from ±1.2V to 0V to accurate conversion (<i>Note</i> 10)	1		Sampling Clock Cycle
t _{WU}	Wake-Up Time (PDI/PDQ low to	Non-DES Mode (Note 9)	500		ns
	Rated Accuracy Conversion)	DES Mode (Note 9)	1		μs

TABLE 14. Serial Port Interface

Comple et	Parameter	Conditions	ADC12D2000RF		Units
Symbol			Тур	Lim	(Limits)
f _{SCLK}	Serial Clock Frequency	(Note 9)	15		MHz
	Serial Clock Low Time			30	ns (min)
	Serial Clock High Time			30	ns (min)
t _{SSU}	Serial Data-to-Serial Clock Rising Setup Time	(Note 9)	2.5		ns (min)
t _{SH}	Serial Data-to-Serial Clock Rising Hold Time	(Note 9)	1		ns (min)
t _{SCS}	SCS-to-Serial Clock Rising Setup Time	(Note 10)	2.5		ns
t _{HCS}	SCS-to-Serial Clock Falling Hold Time	(Note 10)	1.5		ns
t _{BSU}	Bus turn-around time	(Note 10)	10		ns

TABLE 15. Calibration

Symbol	Parameter	Conditions	ADC12D2000RF		Units
			Тур	Lim	(Limits)
t _{CAL}	Calibration Cycle Time	Non-ECM			Sampling
		ECM CSS = 0 b	4.1·10 ⁷		Clock
		ECM CSS = 1 b			Cycles
t _{CAL_L}	CAL Pin Low Time	(Note 9)		1280	Sampling
t _{CAL_H}	CAL Pin High Time	(Note 9)		1280	Clock Cycles (min)
t _{CalDly}	Calibration delay determined by	CalDly = Low		2 ²⁴	Sampling
	CalDly Pin (Note 9)	CalDly = High		230	Clock Cycles (max)


Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to $GND = GND_{TC} = GND_{DB} = GND_{E} = 0V$, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supply limits, i.e. less than GND or greater than V_A, the current at that pin should be limited to 50 mA. In addition, over-voltage at a pin must adhere to the maximum voltage limits. Simultaneous over-voltage at multiple pins requires adherence to the maximum package power dissipation limits. These dissipation limits are calculated using JEDEC JESD51-7 thermal model. Higher dissipation may be possible based on specific customer thermal situation and specified package thermal resistances from junction to case.

Note 4: Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through 0 Ω . Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.


Note 5: The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.



Note 6: To guarantee accuracy, it is required that V_A, V_{TC}, V_E and V_{DR} be well-bypassed. Each supply pin must be decoupled with separate bypass capacitors. **Note 7:** Typical figures are at T_A = 25°C, and represent most likely parametric norms. Test limits are guaranteed to Texas Instruments' AOQL (Average Outgoing Quality Level).

Note 8: Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See *Figure 3*. For relationship between Gain Error and Full-Scale Error, see Specification Definitions for Gain Error.

- Note 9: This parameter is guaranteed by design and is not tested in production.
- Note 10: This parameter is guaranteed by design and/or characterization and is not tested in production.
- Note 11: The Dynamic Specifications are guaranteed for room to hot ambient temperature only (25°C to 85°C). Refer to the plots of the dynamic performance vs. temperature in the Typical Performance Plots to see typical performance from cold to room temperature (-40°C to 25°C).
- Note 12: These measurements were taken in Extended Control Mode (ECM) with the DES Timing Adjust feature enabled (Addr: 7h). This feature is used to reduce the interleaving timing spur amplitude, which occurs at fs/2-fin, and thereby increase the SFDR, SINAD and ENOB.
- Note 13: The Fs/2 spur was removed from all the dynamic performance specifications.
- Note 14: Proper common mode voltage must be maintained to ensure proper output codes, especially during input overdrive.
- Note 15: This rating is intended for d.c.-coupled applications; the voltages listed may be safely applied to V_{IN}+/- for the life-time duty-cycle of the part.
- Note 16: The differential and pin-to-ground input capacitances are lumped capacitance values from design; they are defined as shown below.



Note 17: The -3 dB point is the traditional Full-Power Bandwidth (FPBW) specification. Although the insertion loss is approximately half the power at this frequency, the dynamic performance of the ADC does not necessarily begin to degrade to a level below which it may be effectively used in an application. The ADC may be used at input frequencies above the -3 dB FPBW point, for example, into the 3rd Nyquist zone. Depending on system requirements, it is only necessary to compensate for the insertion loss.

- Note 18: This feature functionality is not tested in production test; performance is tested in the specified / default mode only.
- Note 19: This pin / bit functionality is not tested in production test; performance is tested in the specified / default mode only.
- Note 20: Typical dynamic performance is only tested at Fin = 498 MHz; other input frequencies are guaranteed by design and / or characterization and are not tested in production.

13.0 Specification Definitions

APERTURE (SAMPLING) DELAY is the amount of delay, measured from the sampling edge of the CLK input, after which the signal present at the input pin is sampled inside the device.

APERTURE JITTER (t_{AJ}) is the variation in aperture delay from sample-to-sample. Aperture jitter can be effectively considered as noise at the input.

CODE ERROR RATE (CER) is the probability of error and is defined as the probable number of word errors on the ADC output per unit of time divided by the number of words seen in that amount of time. A CER of 10⁻¹⁸ corresponds to a statistical error in one word about every 31.7 years.

CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. It is measured at the relevant sample rate, f_{CLK} , with $f_{IN} = 1 \text{MHz}$ sine wave.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and states that the converter is equivalent to a perfect ADC of this many (ENOB) number of bits.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and Full-Scale Errors. The Positive Gain Error is the Offset Error minus the Positive Full-Scale Error. The Negative Gain Error is the Negative Full-Scale Error minus the Offset Error. The Gain Error is the Negative Full-Scale Error minus the Positive Full-Scale Error; it is also equal to the Positive Gain Error plus the Negative Gain Error.

GAIN FLATNESS is the measure of the variation in gain over the specified bandwidth. For example, for the AD-C12D2000RF, from D.C. to Fs/2 is to 1.0 GHz for the Non-DES Mode and from D.C. to Fs/2 is 2.0 GHz for the DES Mode

INTEGRAL NON-LINEARITY (INL) is a measure of worst case deviation of the ADC transfer function from an ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line is measured from the center of that code value step. The best fit method is used

INSERTION LOSS is the loss in power of a signal due to the insertion of a device, e.g. the ADC12D2000RF, expressed in dB.

INTERMODULATION DISTORTION (IMD) is a measure of the near-in 3rd order distortion products $(2f_2 - f_1, 2f_1 - f_2)$ which occur when two tones which are close in frequency (f_1, f_2) are applied to the ADC input. It is measured from the input tones level to the higher of the two distortion products (dBc) or simply the level of the higher of the two distortion products (dBFS). The input tones are typically -7dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

$$V_{FS}/2^N$$

where V_{FS} is the differential full-scale amplitude V_{IN_FSR} as set by the FSR input and "N" is the ADC resolution in bits, which is 12 for the ADC12D2000RF.

LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE ($V_{\rm ID}$ and $V_{\rm OD}$) is two times the absolute value of the difference between the $V_{\rm D}+$ and $V_{\rm D}-$ signals; each signal measured with respect to

Ground. V_{OD} peak is $V_{OD,P} = (V_D + - V_D^-)$ and V_{OD} peak-to-peak is $V_{OD,P-P} = 2^*(V_D + - V_D^-)$; for this product, the V_{OD} is measured peak-to-peak.




FIGURE 2. LVDS Output Signal Levels

LVDS OUTPUT OFFSET VOLTAGE (V_{OS}) is the midpoint between the D+ and D- pins output voltage with respect to ground; i.e., $[(V_D+)+(V_D-)]/2$. See *Figure 2*.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the first code transition is from the ideal 1/2 LSB above a differential $-V_{IN}/2$. For the ADC12D2000RF the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

NOISE FLOOR DENSITY is a measure of the power density of the noise floor, expressed in dBFS/Hz and dBm/Hz. '0 dBFS' is defined as the power of a sinusoid which precisely uses the full-scale range of the ADC.

NOISE POWER RATIO (NPR) is the ratio of the sum of the power outside the notched bins to the sum of the power in an equal number of bins inside the notch, expressed in dB.

OFFSET ERROR (V_{OFF}) is a measure of how far the midscale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 2047.5.

OUTPUT DELAY (t_{OD}) is the time delay (in addition to Latency) after the rising edge of CLK+ before the data update is present at the output pins.

OVER-RANGE RECOVERY TIME is the time required after the differential input voltages goes from ±1.2V to 0V for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. The data lags the conversion by the Latency plus the t_{OD} .

POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal 1-1/2 LSB below a differential $+V_{\rm IN}/2$. For the ADC12D2000RF the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding DC.

SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding DC.

 θ_{JA} is the thermal resistance between the junction to ambient. θ_{JC1} represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA package.

 θ_{JC2} represents the thermal resistance between the die and the center group of balls on the bottom of the HSBGA package.

TOTAL HARMONIC DISTORTION (THD) is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD =
$$20 \times \log \sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$

where A_{f1} is the RMS power of the fundamental (output) frequency and A_{f2} through A_{f10} are the RMS power of the first 9 harmonic frequencies in the output spectrum.

- Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output.
- Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output.

14.0 Transfer Characteristic




FIGURE 3. Input / Output Transfer Characteristic

15.0 Timing Diagrams




FIGURE 4. Clocking in 1:2 Demux Non-DES Mode*




FIGURE 5. Clocking in Non-Demux Non-DES Mode*




FIGURE 6. Clocking in 1:4 Demux DES Mode*




FIGURE 7. Clocking in Non-Demux Mode DES Mode*

^{*} The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.




FIGURE 8. Data Clock Reset Timing (Demux Mode)




FIGURE 9. Power-on and On-Command Calibration Timing






FIGURE 10. Serial Interface Timing

16.0 Typical Performance Plots


 $V_A = V_{DR} = V_{TC} = V_E = 2.0V$, $f_{CLK} = 2.0$ GHz, $f_{IN} = 498$ MHz, $T_A = 25^{\circ}$ C, I-channel, 1:2 Demux Non-DES Mode (1:1 Demux Non-DES Mode has similar performance), unless otherwise stated.






30173738

INL vs. TEMPERATURE (ADC12D2000RF)




30173740

DNL vs. CODE (ADC12D2000RF)




30173739

DNL vs. TEMPERATURE (ADC12D2000RF)




30173741

ENOB vs. TEMPERATURE (ADC12D2000RF)




ENOB vs. SUPPLY VOLTAGE (ADC12D2000RF)




30173777


ENOB vs. CLOCK FREQUENCY (ADC12D2000RF)



ENOB vs. V_{CMI} (ADC12D2000RF)




SNR vs. SUPPLY VOLTAGE (ADC12D2000RF)



2 2


30173769

ENOB vs. INPUT FREQUENCY (ADC12D2000RF)




30173779

SNR vs. TEMPERATURE (ADC12D2000RF)




30173768

SNR vs. CLOCK FREQUENCY (ADC12D2000RF)




30173770

SNR vs. INPUT FREQUENCY (ADC12D2000RF)




30173771

THD vs. SUPPLY VOLTAGE (ADC12D2000RF)




30173773

THD vs. INPUT FREQUENCY (ADC12D2000RF)




THD vs. TEMPERATURE (ADC12D2000RF)




30173772

THD vs. CLOCK FREQUENCY (ADC12D2000RF)




30173774

SFDR vs. TEMPERATURE (ADC12D2000RF)




30173785

SFDR vs. SUPPLY VOLTAGE (ADC12D2000RF)




SFDR vs. CLOCK FREQUENCY (ADC12D2000RF)




30173782

SFDR vs. INPUT FREQUENCY (ADC12D2000RF)



SPECTRAL RESPONSE NON-DES MODE (ADC12D2000RF)




CROSSTALK vs. SOURCE FREQUENCY (ADC12D2000RF)

30173789

SPECTRAL RESPONSE DESI MODE (ADC12D2000RF)


30173783




-40 NON-DES MODE
-50 -50 -50 -70 -80 -90 3000
AGGRESSOR INPUT FREQUENCY (MHz)

30173763

INSERTION LOSS (ADC12D2000RF)



POWER CONSUMPTION vs. CLOCK FREQUENCY (ADC12D2000RF)



30173781

17.0 Functional Description

The ADC12D2000RF is a versatile A/D converter with an innovative architecture which permits very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in the Applications Information Section. This section covers an overview, a description of control modes (Extended Control Mode and Non-Extended Control Mode), and features.

17.1 OVERVIEW

The ADC12D2000RF uses a calibrated folding and interpolating architecture that achieves a high Effective Number of Bits (ENOB). The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to correcting other non-idealities, on-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high performance, low power converter.

The analog input signal (which is within the converter's input voltage range) is digitized to twelve bits at speeds of 200 MSPS to 4.0 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to consist of all ones. Either of these conditions at the I- or Q-input will cause the Out-of-Range I-channel or Q-channel output (ORI or ORQ), respectively, to output a logic-high signal.

In ECM, an expanded feature set is available via the Serial Interface. The ADC12D2000RF builds upon previous architectures, introducing a new DES Mode Timing Adjust, and increasing to 15-bit for gain and 12-bit plus sign for offset the independent programmable adjustment for each channel.

Each channel has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demux Mode is selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demux Mode is selected, the output data rate on each channel is at the same rate as the input sample clock and only one 12-bit bus per channel is active.

17.2 CONTROL MODES

The ADC12D2000RF may be operated in one of two control modes: Non-extended Control Mode (Non-ECM) or Extended Control Mode (ECM). In the simpler Non-ECM (also sometimes referred to as Pin Control Mode), the user affects available configuration and control of the device through the control pins. The ECM provides additional configuration and control options through a serial interface and a set of 16 registers, most of which are available to the customer.

17.2.1 Non-Extended Control Mode

In Non-extended Control Mode (Non-ECM), the Serial Interface is not active and all available functions are controlled via various pin settings. Non-ECM is selected by setting the ECE Pin to logic-high. Note that, for the control pins, "logic-high" and "logic-low" refer to V_A and GND, respectively. Nine dedicated control pins provide a wide range of control for the ADC12D2000RF and facilitate its operation. These control pins provide DES Mode selection, Demux Mode selection, DDR Phase selection, execute Calibration, Calibration Delay setting, Power Down I-channel, Power Down Q-channel, Test Pattern Mode selection, and Full-Scale Input Range selection. In addition to this, two dual-purpose control pins provide

for AC/DC-coupled Mode selection and LVDS output common-mode voltage selection. See *Table 16* for a summary.

TABLE 16. Non-ECM Pin Summary

Pin Name	Logic-Low	Logic-High	Floating
Dedicate	ed Control Pins		
DES	Non-DES Mode	DES Mode	Not valid
NDM	Demux Mode	Non-Demux Mode	Not valid
DDRPh	0° Mode	90° Mode	Not valid
CAL		on 17.2.1.4 Pin (CAL)	Not valid
CalDly	Shorter delay	Longer delay	Not valid
PDI	I-channel active	Power Down I-channel	Power Down I-channel
PDQ	Q-channel active	Power Down Q-channel	Power Down Q-channel
TPM	Non-Test Pattern Mode	Test Pattern Mode	Not valid
FSR	Not allowed	Nominal FS input Range	Not valid
Dual-pur	pose Control P	rins	
V _{CMO}	AC-coupled operation	Not allowed	DC-coupled operation
V _{BG}	Not allowed	Higher LVDS common- mode voltage	Lower LVDS common- mode voltage

17.2.1.1 Dual Edge Sampling Pin (DES)

The Dual Edge Sampling (DES) Pin selects whether the ADC12D2000RF is in DES Mode (logic-high) or Non-DES Mode (logic-low). DES Mode means that a single analog input is sampled by both I- and Q-channels in a time-interleaved manner. One of the ADCs samples the input signal on the rising sampling clock edge (duty cycle corrected); the other ADC samples the input signal on the falling sampling clock edge (duty cycle corrected). In Non-ECM, only the I-input may be used for DES Mode, a.k.a. "DESI Mode". In ECM, the Q-input may be selected via the DEQ Bit (Addr: 0h, Bit: 6), a.k.a. "DESQ Mode". In ECM, both the I- and Q-inputs maybe selected, a.k.a. "DESIQ Mode".

To use this feature in ECM, use the DES bit in the Configuration Register (Addr: 0h; Bit: 7). See Section 17.3.1.4 DES/Non-DES Mode for more information.

17.2.1.2 Non-Demultiplexed Mode Pin (NDM)

The Non-Demultiplexed Mode (NDM) Pin selects whether the ADC12D2000RF is in Demux Mode (logic-low) or Non-Demux Mode (logic-high). In Non-Demux Mode, the data from the input is produced at the sampled rate at a single 12-bit output bus. In Demux Mode, the data from the input is produced at half the sampled rate at twice the number of output buses. For Non-DES Mode, each I- or Q-channel will produce its data on one or two buses for Non-Demux or Demux Mode, respectively. For DES Mode, the selected channel will produce its data on two or four buses for Non-Demux or Demux Mode, respectively.

This feature is pin-controlled only and remains active during both Non-ECM and ECM. See Section 17.3.2.5 Demux/Non-demux Mode for more information.

17.2.1.3 Dual Data Rate Phase Pin (DDRPh)

The Dual Data Rate Phase (DDRPh) Pin selects whether the ADC12D2000RF is in 0° Mode (logic-low) or 90° Mode (logic-high) for DDR Mode. If the device is in SDR Mode, then the DDRPh Pin selects whether the ADC12D2000RF is in Falling Mode (logic low) or Rising Mode (logic high). For DDR Mode, the Data may transition either with the DCLK transition (0° Mode) or halfway between DCLK transitions (90° Mode). The DDRPh Pin selects 0° Mode or 90° Mode for both the I-channel: DI- and DId-to-DCLKI phase relationship and for the Q-channel: DQ- and DQd-to-DCLKQ phase relationship.

To use this feature in ECM, use the DPS bit in the Configuration Register (Addr: 0h; Bit: 14). See Section 17.3.2.1 SDR / DDR Clock for more information.

17.2.1.4 Calibration Pin (CAL)

The Calibration (CAL) Pin may be used to execute an oncommand calibration or to disable the power-on calibration. The effect of calibration is to maximize the dynamic performance. To initiate an on-command calibration via the CAL pin, bring the CAL pin high for a minimum of t_{CAL_H} input clock cycles after it has been low for a minimum of t_{CAL_L} input clock cycles. Holding the CAL pin high upon power-on will prevent execution of the power-on calibration. In ECM, this pin remains active and is logically OR'd with the CAL bit.

To use this feature in ECM, use the CAL bit in the Configuration Register (Addr: 0h; Bit: 15). See Section 17.3.3 Calibration Feature for more information.

17.2.1.5 Calibration Delay Pin (CalDly)

The Calibration Delay (CalDly) Pin selects whether a shorter or longer delay time is present, after the application of power, until the start of the power-on calibration. The actual delay time is specified as $\rm t_{CalDly}$ and may be found in Table 15. This feature is pin-controlled only and remains active in ECM. It is recommended to select the desired delay time prior to power-on and not dynamically alter this selection.

See Section 17.3.3 Calibration Feature for more information.

17.2.1.6 Power Down I-channel Pin (PDI)

The Power Down I-channel (PDI) Pin selects whether the I-channel is powered down (logic-high) or active (logic-low). The digital data output pins, DI and DId, (both positive and negative) are put into a high impedance state when the I-channel is powered down. Upon return to the active state, the pipeline will contain meaningless information and must be flushed. The supply currents (typicals and limits) are available for the I-channel powered down or active and may be found in *Table 12*. The device should be recalibrated following a power-cycle of PDI (or PDQ).

This pin remains active in ECM. In ECM, either this pin or the PDI bit (Addr: 0h; Bit: 11) in the Control Register may be used

to power-down the I-channel. See Section 17.3.4 Power Down for more information.

17.2.1.7 Power Down Q-channel Pin (PDQ)

The Power Down Q-channel (PDQ) Pin selects whether the Q-channel is powered down (logic-high) or active (logic-low). This pin functions similarly to the PDI pin, except that it applies to the Q-channel. The PDI and PDQ pins function independently of each other to control whether each I- or Q-channel is powered down or active.

This pin remains active in ECM. In ECM, either this pin or the PDQ bit (Addr: 0h; Bit: 10) in the Control Register may be used to power-down the Q-channel. See Section 17.3.4 Power Down for more information.

17.2.1.8 Test Pattern Mode Pin (TPM)

The Test Pattern Mode (TPM) Pin selects whether the output of the ADC12D2000RF is a test pattern (logic-high) or the converted analog input (logic-low). The ADC12D2000RF can provide a test pattern at the four output buses independently of the input signal to aid in system debug. In TPM, the ADC is disengaged and a test pattern generator is connected to the outputs, including ORI and ORQ. See Section 17.3.2.6 Test Pattern Mode for more information.

17.2.1.9 Full-Scale Input Range Pin (FSR)

The Full-Scale Input Range (FSR) Pin sets the full-scale input range for both the I- and Q-channel; for the ADC12D2000RF, only the logic-high setting is available. The input full-scale range is specified as $V_{\rm IN_FSR}$ in Table 8. In Non-ECM, the full-scale input range for each I- and Q-channel may not be set independently, but it is possible to do so in ECM. The device must be calibrated following a change in FSR to obtain optimal performance.

To use this feature in ECM, use the Configuration Registers (Addr: 3h and Bh). See Section 17.3.1 Input Control and Adjust for more information.

17.2.1.10 AC / DC-Coupled Mode Pin (V_{CMO})

The $V_{\rm CMO}$ Pin serves a dual purpose. When functioning as an output, it provides the optimal common-mode voltage for the DC-coupled analog inputs. When functioning as an input, it selects whether the device is AC-coupled (logic-low) or DC-coupled (floating). This pin is always active, in both ECM and Non-ECM.

17.2.1.11 LVDS Output Common-mode Pin (V_{BG})

The V_{BG} Pin serves a dual purpose. When functioning as an output, it provides the bandgap reference. When functioning as an input, it selects whether the LVDS output common-mode voltage is higher (logic-high) or lower (floating). The LVDS output common-mode voltage is specified as V_{OS} and may be found in *Table 11*. This pin is always active, in both ECM and Non-ECM.

17.2.2 Extended Control Mode

In Extended Control Mode (ECM), most functions are controlled via the Serial Interface. In addition to this, several of the control pins remain active. See *Table 19* for details. ECM is selected by setting the ECE Pin to logic-low. If the ECE Pin is set to logic-high (Non-ECM), then the registers are reset to their default values. So, a simple way to reset the registers is by toggling the ECE pin. Four pins on the ADC12D2000RF control the Serial Interface: SCS, SCLK, SDI and SDO. This section covers the Serial Interface. The Register Definitions are located at the end of the datasheet so that they are easy to find, see *Section 19.0 Register Definitions*.

17.2.2.1 The Serial Interface

The ADC12D2000RF offers a Serial Interface that allows access to the sixteen control registers within the device. The Serial Interface is a generic 4-wire (optionally 3-wire) synchronous interface that is compatible with SPI type interfaces that are used on many micro-controllers and DSP controllers. Each serial interface access cycle is exactly 24 bits long. A register-read or register-write can be accomplished in one cycle. The signals are defined in such a way that the user can opt to simply join SDI and SDO signals in his system to accomplish a single, bidirectional SDI/O signal. A summary of the pins for this interface may be found in Table 17. See Figure 10 for the timing diagram and Table 14 for timing specification details. Control register contents are retained when the device is put into power-down mode. If this feature is unused, the SCLK, SDI, and SCS pins may be left floating because they each have an internal pull-up.

TABLE 17. Serial Interface Pins

Pin	Name
C4	SCS (Serial Chip Select bar)
C5	SCLK (Serial Clock)
B4	SDI (Serial Data In)
A3	SDO (Serial Data Out)

SCS: Each assertion (logic-low) of this signal starts a new register access, i.e. the SDI command field must be ready on the following SCLK rising edge. The user is required to deassert this signal after the 24th clock. If the SCS is deasserted before the 24th clock, no data read / write will occur. For a read operation, if the SCS is asserted longer than 24 clocks, the SDO output will hold the D0 bit until SCS is deasserted. For a write operation, if the SCS is asserted longer

than 24 clocks, data write will occur normally through the SDI input upon the 24th clock. Setup and hold times, \underline{t}_{SCS} and t_{HCS} , with respect to the SCLK must be observed. \overline{SCS} must be toggled in between register access cycles.

SCLK: This signal is used to register the input data (SDI) on the rising edge; and to source the output data (SDO) on the falling edge. The user may disable the clock and hold it at logic-low. There is no minimum frequency requirement for SCLK; see f_{SCLK} in *Table 14* for more details.

SDI: Each register access requires a specific 24-bit pattern at this input, consisting of a command field and a data field. If the SDI and SDO wired are shared (3-wire mode), then during read operations it is necessary to tri-state the master which is driving SDI while the data field is being output by the ADC on SDO. The master must be at TRI-STATE before the falling edge of the 8th clock. If SDI and SDO are not shared (4-wire mode), then this is not necessary. Setup and hold times, $t_{\rm SH}$ and $t_{\rm SSII}$, with respect to the SCLK must be observed.

SDO: This output is normally at TRI-STATE and is driven only when \overline{SCS} is asserted, the first 8 bits of command data have been received and it is a READ operation. The data is shifted out, MSB first, starting with the 8th clock's falling edge. At the end of the access, when \overline{SCS} is de-asserted, this output is at TRI-STATE once again. If an invalid address is accessed, the data sourced will consist of all zeroes. If it is a read operation, there will be a bus turnaround time, t_{BSU} , from when the last bit of the command field was read in until the first bit of the data field is written out.

Table 18 shows the Serial Interface bit definitions.

TABLE 18. Command and Data Field Definitions

Bit No.	Name	Comments		
4	D 1/14/11 /D44/	1b indicates a read operation		
1	Read / Write (R/W)	0 b indicates a write operation		
2-3	Reserved	Bits must be set to 10b		
		16 registers may be		
4-7	A<3:0>	addressed. The order is MSB		
		first		
8	X	This is a "don't care" bit		
0.04	D 415105	Data written to or read from		
9-24	D<15:0>	addressed register		

The serial data protocol is shown for a read and write operation in *Figure 11* and *Figure 12*, respectively.




FIGURE 11. Serial Data Protocol - Read Operation




FIGURE 12. Serial Data Protocol - Write Operation

17.3 FEATURES

The ADC12D2000RF offers many features to make the device convenient to use in a wide variety of applications. *Table*

19 is a summary of the features available, as well as details for the control mode chosen. "N/A" means "Not Applicable."

TABLE 19. Features and Modes

Feature	Non-ECM	Control Pin Active in ECM	ECM	Default ECM State		
	Inp	ut Control and	Adjust			
AC/DC-coupled Mode Selection	Selected via V _{CMO} (Pin C2)	Yes I Noravallable I		N/A		
Input Full-scale Range Adjust	Selected via FSR (Pin Y3)	No	Selected via the Config Reg (Addr: 3h and Bh)	Low FSR value		
Input Offset Adjust Setting	Not available	N/A	Selected via the Config Reg (Addr: 2h and Ah)	Offset = 0 mV		
DES/Non-DES Mode Selection	Selected via DES (Pin V5)	No	Selected via the DES Bit (Addr: 0 h ; Bit: 7)	Non-DES Mode		
DES Mode Input Selection	Not available	N/A	Selected via the DCK Bit (Addr: E h ; Bit: 6)	N/A		
DESCLKIQ Mode (Note 18)	Not available	N/A	Selected via the DES Timing Adjust Reg (Addr: 7 h)	N/A		
DES Timing Adjust	I Not available I N/A I		Selected via the DES Timing Adjust Reg (Addr: 7 h)	Mid skew offset		
Sampling Clock Phase Adjust Not available		N/A	Selected via the Config Reg (Addr: Ch and Dh)	t _{AD} adjust disabled		
	Outp	out Control and	d Adjust			
DDR Clock Phase Selection	Selected via DDRPh (Pin W4)	No	Selected via the DPS Bit (Addr: 0h; Bit: 14)	0° Mode		
DDR / SDR DCLK Selection	SDR DCLK Selection Not available N/A Selected via the SDR Bit (Addr: 0h; Bit: 2)		DDR Mode			
SDR Rising / Falling DCLK Selection (<i>Note 18</i>)	Not available	N/A	Selected via the DPS Bit (Addr: 0h; Bit: 14)	N/A		
LVDS Differential Voltage Amplitude Selection	Higher amplitude only	N/A	Selected via the OVS Bit (Addr: 0h; Bit: 13)	Higher amplitude		
LVDS Common-Mode Voltage Amplitude Selection(<i>Note 18</i>)	Selected via V _{BG} (Pin B1)	Yes	Not available	N/A		

Feature	Non-ECM	Control Pin Active in ECM	ЕСМ	Default ECM State	
Output Formatting Selection (<i>Note 18</i>)	Offset Binary only	N/A	Selected via the 2SC Bit (Addr: 0h; Bit: 4)	Offset Binary	
Test Pattern Mode at Output	Selected via TPM (Pin A4)	No	Selected via the TPM Bit (Addr: 0 h ; Bit: 12)	TPM disabled	
Demux/Non-Demux Mode Selection	Selected via NDM (Pin A5)	Yes	Not available	N/A	
DCLK Reset	Not available	N/A	Selected via the Config Reg (Addr: Eh; Bit 0)	DCLK Reset disabled	
Time Stamp	Not available	N/A	Selected via the TSE Bit (Addr: 0 h ; Bit: 3)	Time Stamp disabled	
		Calibration	1		
On-command Calibration	Selected via CAL (Pin D6)	Yes	Selected via the CAL Bit (Addr: 0h; Bit: 15)	N/A (CAL = 0)	
Power-on Calibration Delay Selection(<i>Note 18</i>)	Selected via CalDly (Pin V4)	Yes	Not available	N/A	
Calibration Adjust(Note 18)	Not available	N/A	Selected via the Config Reg (Addr: 4 h)	t _{CAL}	
Read / Write Calibration Settings(<i>Note 18</i>)	Not available N/A		Selected via the SSC Bit (Addr: 4 h ; Bit: 7)	R/W calibration values disabled	
Power-Down					
Power down I-channel	Selected via PDI (Pin U3)	Yes	Selected via the PDI Bit (Addr: 0h; Bit: 11)	I-channel operational	
Power down Q-channel	Selected via PDQ (Pin V3)	Yes	Selected via the PDQ Bit (Addr: 0h; Bit: 10)	Q-channel operational	

17.3.1 Input Control and Adjust

There are several features and configurations for the input of the ADC12D2000RF so that it may be used in many different applications. This section covers AC/DC-coupled Mode, input full-scale range adjust, input offset adjust, DES/Non-DES Mode, DES Timing Adjust, and sampling clock phase adjust.

17.3.1.1 AC/DC-coupled Mode

The analog inputs may be AC or DC-coupled. See Section 17.2.1.10 AC / DC-Coupled Mode Pin (V_{CMO}) for information on how to select the desired mode and Section 18.1.7 DC-coupled Input Signals and Section 18.1.6 AC-coupled Input Signals for applications information.

17.3.1.2 Input Full-Scale Range Adjust

The input full-scale range for the ADC12D2000RF may be adjusted in ECM. In Non-ECM, the control pin must be set to logic-high; see Section 17.2.1.9 Full-Scale Input Range Pin (FSR). In ECM, the input full-scale range may be adjusted with 15-bits of precision. See $V_{\rm IN_FSR}$ in Table 8 for electrical specification details. Note that the full-scale input range setting in Non-ECM (logic-high only) corresponds to the lowest full-scale input range settings in ECM. It is necessary to execute an on-command calibration following a change of the input full-scale range. See Section 19.0 Register Definitions for information about the registers.

17.3.1.3 Input Offset Adjust

The input offset adjust for the ADC12D2000RF may be adjusted with 12-bits of precision plus sign via ECM. See Section 19.0 Register Definitions for information about the registers.

17.3.1.4 DES/Non-DES Mode

The ADC12D2000RF can operate in Dual-Edge Sampling (DES) or Non-DES Mode. The DES Mode allows for a single analog input to be sampled by both I- and Q-channels. One channel samples the input on the rising edge of the sampling clock and the other samples the same input signal on the falling edge of the sampling clock. A single input is thus sampled twice per clock cycle, resulting in an overall sample rate of twice the sampling clock frequency, e.g. 4.0 GSPS with a 2.0 GHz sampling clock. Since DES Mode uses both I- and Q-channels to process the input signal, both channels must be powered up for the DES Mode to function properly.

In Non-ECM, only the I-input may be used for the DES Mode input. See *Section 17.2.1.1 Dual Edge Sampling Pin (DES)* for information on how to select the DES Mode. In ECM, either the I- or Q-input may be selected by first using the DES bit (Addr: 0h, Bit 7) to select the DES Mode. The DEQ Bit (Addr: 0h, Bit: 6) is used to select the Q-input, but the I-input is used by default. Also, both I- and Q-inputs may be driven externally, i.e. DESIQ Mode, by using the DIQ bit (Addr: 0h, Bit 5). See *Section 18.1 THE ANALOG INPUTS* for more information about how to drive the ADC in DES Mode.

In DESCLKIQ Mode, the I- and Q-channels sample their inputs 180° out-of-phase with respect to one another, similar to the other DES Modes. DESCLKIQ Mode is similar to the DESIQ Mode, except that the I- and Q-channels remain electrically separate internal to the ADC12D2000RF. For this reason, both I- and Q-inputs must be externally driven for the DESCLKIQ Mode. The DCLK Bit (Addr: Eh, Bit 6) is used to select the 180° sampling clock mode.

The DESCLKIQ Mode results in the best bandwidth for the interleaved modes. In general, the bandwidth decreases from

Non-DES Mode to DES Mode (specifically, DESI or DESQ) because both channels are sampling off the same input signal and non-ideal effects introduced by interleaving the two channels lower the bandwidth. Driving both I- and Q-channels externally (DESIQ Mode and DESCLKIQ Mode) results in better bandwidth for the DES Mode because each channel is being driven, which reduces routing losses. The DESCLKIQ Mode has better bandwidth than the DESIQ Mode because the routing internal to the ADC12D2000RF is simpler, which results in less insertion loss.

In the DES Mode, the outputs must be carefully interleaved in order to reconstruct the sampled signal. If the device is programmed into the 1:4 Demux DES Mode, the data is effectively demultiplexed by 1:4. If the sampling clock is 2.0 GHz, the effective sampling rate is doubled to 4.0 GSPS and each of the 4 output buses has an output rate of 1.0 GSPS. All data is available in parallel. To properly reconstruct the sampled waveform, the four bytes of parallel data that are output with each DCLK must be correctly interleaved. The sampling order is as follows, from the earliest to the latest: DQd, Dld, DQ, Dl. See *Figure 6*. If the device is programmed into the Non-Demux DES Mode, two bytes of parallel data are output with each edge of the DCLK in the following sampling order, from the earliest to the latest: DQ, Dl. See *Figure 7*.

17.3.1.5 DES Timing Adjust

The performance of the ADC12D2000RF in DES Mode depends on how well the two channels are interleaved, i.e. that the clock samples either channel with precisely a 50% dutycycle, each channel has the same offset (nominally code 2047/2048), and each channel has the same full-scale range. The ADC12D2000RF includes an automatic clock phase background adjustment in DES Mode to automatically and continuously adjust the clock phase of the I- and Q-channels. In addition to this, the residual fixed timing skew offset may be further manually adjusted, and further reduce timing spurs for specific applications. See the DES Timing Adjust (Addr: 7h). As the DES Timing Adjust is programmed from 0d to 127d, the magnitude of the Fs/2-Fin timing interleaving spur will decrease to a local minimum and then increase again. The default, nominal setting of 64d may or may not coincide with this local minimum. The user may manually skew the global timing to achieve the lowest possible timing interleaving spur.

17.3.1.6 Sampling Clock Phase Adjust

The sampling clock (CLK) phase may be delayed internally to the ADC up to 825 ps in ECM. This feature is intended to help the system designer remove small imbalances in clock distribution traces at the board level when multiple ADCs are used, or to simplify complex system functions such as beam steering for phase array antennas.

Additional delay in the clock path also creates additional jitter when using the sampling clock phase adjust. Because the sampling clock phase adjust delays all clocks, including the DCLKs and output data, the user is strongly advised to use the minimal amount of adjustment and verify the net benefit of this feature in his system before relying on it.

Using this feature at its maximum setting, for the maximum sampling clock rate, may affect the integrity of the sampling clock on chip. Therefore, it is not recommended to do so. The maximum setting for the coarse adjust is 825ps. The period for the maximum sampling clock rate is 500ps, so it should not be necessary to exceed this value in any case.

17.3.2 Output Control and Adjust

There are several features and configurations for the output of the ADC12D2000RF so that it may be used in many different applications. This section covers DDR clock phase, LVDS output differential and common-mode voltage, output formatting, Demux/Non-demux Mode, Test Pattern Mode, and Time Stamp.

17.3.2.1 SDR / DDR Clock

The ADC12D2000RF output data can be delivered in Double Data Rate (DDR) or Single Data Rate (SDR). For DDR, the DCLK frequency is half the data rate and data is sent to the outputs on both edges of DCLK; see *Figure 13*. The DCLK-to-Data phase relationship may be either 0° or 90°. For 0° Mode, the Data transitions on each edge of the DCLK. Any offset from this timing is $t_{\rm OSK}$; see *Table 13* for details. For 90° Mode, the DCLK transitions in the middle of each Data cell. Setup and hold times for this transition, $t_{\rm SU}$ and $t_{\rm H}$, may also be found in *Table 13*. The DCLK-to-Data phase relationship may be selected via the DDRPh Pin in Non-ECM (see *Section 17.2.1.3 Dual Data Rate Phase Pin (DDRPh)*) or the DPS bit in the Configuration Register (Addr: 0h; Bit: 14) in ECM. Note that for Non-Demux Mode, 90° DDR Mode is not available




FIGURE 13. DDR DCLK-to-Data Phase Relationship

For SDR, the DCLK frequency is the same as the data rate and data is sent to the outputs on a single edge of DCLK; see *Figure 14*. The Data may transition on either rising or falling edge of DCLK. Any offset from this timing is t_{OSK}; see *Table 13* for details. The DCLK rising / falling edge may be selected via the SDR bit in the Configuration Register (Addr: 0h; Bit: 2) in ECM only. Note that SDR is available in Demux Mode, but not in Non-Demux Mode.




FIGURE 14. SDR DCLK-to-Data Phase Relationship

17.3.2.2 LVDS Output Differential Voltage

The ADC12D2000RF is available with a selectable higher or lower LVDS output differential voltage. This parameter is V_{OD} and may be found in Table 11. The desired voltage may be selected via the OVS Bit (Addr: 0h, Bit 13). For many applications, in which the LVDS outputs are very close to an FPGA on the same board, for example, the lower setting is sufficient for good performance; this will also reduce the possibility for EMI from the LVDS outputs to other signals on the board. See Section 19.0 Register Definitions for more information.

17.3.2.3 LVDS Output Common-Mode Voltage

The ADC12D2000RF is available with a selectable higher or lower LVDS output common-mode voltage. This parameter is V_{OS} and may be found in *Table 11*. See *Section 17.2.1.11 LVDS Output Common-mode Pin (V_{BG})* for information on how to select the desired voltage.

17.3.2.4 Output Formatting

The formatting at the digital data outputs may be either offset binary or two's complement. The default formatting is offset binary, but two's complement may be selected via the 2SC Bit (Addr: 0h, Bit 4); see *Section 19.0 Register Definitions* for more information.

17.3.2.5 Demux/Non-demux Mode

The ADC12D2000RF may be in one of two demultiplex modes: Demux Mode or Non-Demux Mode (also sometimes referred to as 1:1 Demux Mode). In Non-Demux Mode, the data from the input is simply output at the sampling rate on one 12-bit bus. In Demux Mode, the data from the input is output at half the sampling rate, on twice the number of buses. Demux/Non-Demux Mode may only be selected by the NDM pin; see Section 17.2.1.2 Non-Demultiplexed Mode Pin (NDM). In Non-DES Mode, the output data from each channel may be demultiplexed by a factor of 1:2 (1:2 Demux Non-DES Mode) or not demultiplexed (Non-Demux Non-DES Mode). In DES Mode, the output data from both channels interleaved may be demultiplexed (1:4 Demux DES Mode) or not demultiplexed (Non-Demux DES Mode).

Note that for Non-Demux Mode, 90° DDR Mode and SDR Mode are not available. See *Table 20* for a selection of available modes.

TABLE 20. Supported Demux, Data Rate Modes

	Non-Demux Mode	1:2 Demux Mode
DDR	0° Mode only	0° Mode / 90° Mode
SDR	Not Available	Rising / Falling Mode

17.3.2.6 Test Pattern Mode

The ADC12D2000RF can provide a test pattern at the four output buses independently of the input signal to aid in system debug. In Test Pattern Mode, the ADC is disengaged and a test pattern generator is connected to the outputs, including ORI and ORQ. The test pattern output is the same in DES Mode or Non-DES Mode. Each port is given a unique 12-bit word, alternating between 1's and 0's. When the part is programmed into the Demux Mode, the test pattern's order is described in *Table 21*. If the I- or Q-channel is powered down, the test pattern will not be output for that channel.

TABLE 21. Test Pattern by Output Port in Demux Mode

Time	Qd	ld	Q	I	ORQ	ORI	Comments
T0	000 h	004 h	008 h	010 h	0 b	0 b	
T1	FFFh	FFBh	FF7h	FEFh	1 b	1 b	Pattern
T2	000 h	004 h	008 h	010 h	0 b	0 b	Sequence
T3	FFFh	FFBh	FF7h	FEFh	1 b	1 b	n
T4	000 h	004 h	008 h	010 h	0 b	0 b	
T5	000 h	004 h	008 h	010 h	0 b	0 b	
T6	FFFh	FFBh	FF7h	FEFh	1 b	1 b	Pattern
T7	000 h	004 h	008 h	010 h	0 b	0 b	Sequence
T8	FFFh	FFB h	FF7h	FEFh	1 b	1 b	n+1
T9	000 h	004 h	008 h	010 h	0 b	0 b	
T10	000 h	004 h	008 h	010 h	0 b	0 b	
T11	FFFh	FFBh	FF7h	FEFh	1b	1b	Pattern
T12	000 h	004 h	008 h	010 h	0 b	0 b	Sequence n+2
T13							2

When the part is programmed into the Non-Demux Mode, the test pattern's order is described in *Table 22*.

TABLE 22. Test Pattern by Output Port in Non-Demux Mode

Time	Q	I	ORQ	ORI	Comments
T0	000 h	004 h	0 b	0 b	
T1	000 h	004 h	0 b	0 b	
T2	FFFh	FFB h	1b	1b	
T3	FFFh	FFB h	1b	1b	5
T4	000 h	004 h	0 b	0 b	Pattern
T5	FFFh	FFB h	1b	1 b	Sequence n
T6	000 h	004 h	0 b	0 b	
T7	FFFh	FFB h	1b	1b	
T8	FFFh	FFB h	1b	1b	
Т9	FFFh	FFB h	1b	1b	
T10	000 h	004 h	0 b	0 b	
T11	000 h	004 h	0 b	0 b	Pattern
T12	FFFh	FFB h	1b	1 b	Sequence
T13	FFFh	FFB h	1b	1b	n+1
T14					

17.3.2.7 Time Stamp

The Time Stamp feature enables the user to capture the timing of an external trigger event, relative to the sampled signal. When enabled via the TSE Bit (Addr: 0h; Bit: 3), the LSB of the digital outputs (DQd, DQ, DId, DI) captures the trigger information. In effect, the 12-bit converter becomes an 11-bit converter and the LSB acts as a 1-bit converter with the same latency as the 11-bit converter. The trigger should be applied to the DCLK_RST input. It may be asynchronous to the ADC sampling clock.

17.3.3 Calibration Feature

The ADC12D2000RF calibration must be run to achieve specified performance. The calibration procedure is exactly the same regardless of how it was initiated or when it is run. Calibration trims the analog input differential termination resistors, the CLK input resistor, and sets internal bias currents which affect the linearity of the converter. This minimizes full-

scale error, offset error, DNL and INL, which results in the maximum dynamic performance, as measured by: SNR, THD, SINAD (SNDR) and ENOB.

17.3.3.1 Calibration Control Pins and Bits

Table 23 is a summary of the pins and bits used for calibration. See Section 9.0 Ball Descriptions and Equivalent Circuits for complete pin information and Figure 9 for the timing diagram.

TABLE 23. Calibration Pins

Pin (Bit)	Name	Function
D6 (Addr: 0 h ; Bit 15)	CAL (Calibration)	Initiate calibration
V4	CalDly (Calibration Delay)	Select power-on calibration delay
(Addr: 4 h)	Calibration Adjust	Adjust calibration sequence
B5	CalRun (Calibration Running)	Indicates while calibration is running
C1/D2	Rtrim+/- (Input termination trim resistor)	External resistor used to calibrate analog and CLK inputs
C3/D3	Rext+/- (External Reference resistor)	External resistor used to calibrate internal linearity

17.3.3.2 How to Execute a Calibration

Calibration may be initiated by holding the CAL pin low for at least $t_{\text{CAL_L}}$ clock cycles, and then holding it high for at least another $t_{\text{CAL_H}}$ clock cycles, as defined in Table 15. The minimum $t_{\text{CAL_H}}$ and $t_{\text{CAL_H}}$ input clock cycle sequences are required to ensure that random noise does not cause a calibration to begin when it is not desired. The time taken by the calibration procedure is specified as $t_{\text{CAL}}.$ The CAL Pin is active in both ECM and Non-ECM. However, in ECM, the CAL Pin is logically OR'd with the CAL Bit, so both the pin and bit are required to be set low before executing another calibration via either pin or bit.

17.3.3.3 Power-on Calibration

For standard operation, power-on calibration begins after a time delay following the application of power, as determined by the setting of the CalDly Pin and measured by t_{CalDly} (see *Table 15*). This delay allows the power supply to come up and stabilize before the power-on calibration takes place. The best setting (short or long) of the CalDly Pin depends upon the settling time of the power supply.

It is strongly recommended to set CalDly Pin (to either logichigh or logic-low) before powering the device on since this pin affects the power-on calibration timing. This may be accomplished by setting CalDly via an external 1k Ω resistor connected to GND or V_A . If the CalDly Pin is toggled while the device is powered-on, it can execute a calibration even though the CAL Pin / Bit remains logic-low.

The power-on calibration will be not be performed if the CAL pin is logic-high at power-on. In this case, the calibration cycle will not begin until the on-command calibration conditions are met. The ADC12D2000RF will function with the CAL pin held

high at power up, but no calibration will be done and performance will be impaired.

If it is necessary to toggle the CalDly Pin during the system power up sequence, then the CAL Pin / Bit must be set to logic-high before the toggling and afterwards for 109 Sampling Clock cycles. This will prevent the power-on calibration, so an on-command calibration must be executed or the performance will be impaired.

17.3.3.4 On-command Calibration

In addition to the power-on calibration, it is recommended to execute an on-command calibration whenever the settings or conditions to the device are altered significantly, in order to obtain optimal parametric performance. Some examples include: changing the FSR via ECM, power-cycling either channel, and switching into or out of DES Mode. For best performance, it is also recommended that an on-command calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly, relative to the specific system performance requirements.

Due to the nature of the calibration feature, it is recommended to avoid unnecessary activities on the device while the calibration is taking place. For example, do not read or write to the Serial Interface or use the DCLK Reset feature while calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Also, it is recommended to not apply a strong narrow-band signal to the analog inputs during calibration because this may impair the accuracy of the calibration; broad spectrum noise is acceptable.

17.3.3.5 Calibration Adjust

The sequence of the calibration event itself may be adjusted. This feature can be used if a shorter calibration time than the default is required; see t_{CAL} in *Table 15*. However, the performance of the device, when using this feature is not guaranteed

The calibration sequence may be adjusted via CSS (Addr: 4h, Bit 14). The default setting of CSS = 1b executes both $R_{\rm IN}$ and $R_{\rm IN_CLK}$ Calibration (using Rtrim) and internal linearity Calibration (using Rext). Executing a calibration with CSS = 0b executes only the internal linearity Calibration. The first time that Calibration is executed, it must be with CSS = 1b to trim $R_{\rm IN}$ and $R_{\rm IN_CLK}$. However, once the device is at its operating temperature and $R_{\rm IN}$ has been trimmed at least one time, it will not drift significantly. To save time in subsequent calibrations, trimming $R_{\rm IN}$ and $R_{\rm IN_CLK}$ may be skipped, i.e. by setting CSS = 0b.

17.3.3.6 Read / Write Calibration Settings

When the ADC performs a calibration, the calibration constants are stored in an array which is accessible via the Calibration Values register (Addr: 5h). To save the time which it takes to execute a calibration, t_{CAL} , or to allow for re-use of a previous calibration result, these values can be read from and written to the register at a later time. For example, if an application requires the same input impedance, R_{IN} , this feature can be used to load a previously determined set of values. For the calibration values to be valid, the ADC must be operating under the same conditions, including temperature, at which the calibration values were originally determined by the ADC.

To read calibration values from the SPI, do the following:

- 1. Set ADC to desired operating conditions.
- 2. Set SSC (Addr: 4h, Bit 7) to 1.
- 3. Power down both I- and Q-channels.

- 4. Read exactly 240 times the Calibration Values register (Addr. 5h). The register values are R0, R1, R2... R239. The contents of R<239:0> should be stored.
- 5. Power up I- and Q-channels to original setting.
- 6. Set SSC (Addr: 4h, Bit 7) to 0.
- 7. Continue with normal operation.

To write calibration values to the SPI, do the following:

- 1. Set ADC to operating conditions at which Calibration Values were previously read.
- 2. Set SSC (Addr: 4h, Bit 7) to 1.
- 3. Power down both I- and Q-channels.
- 4. Write exactly 240 times the Calibration Values register (Addr: 5h). The registers should be written R0, R1... R239.
- 5. Make two additional dummy writes of 0000h.
- 6. Power up I- and Q-channels to original setting.
- 7. Set SSC (Addr: 4h, Bit 7) to 0.
- 8. Continue with normal operation.

17.3.3.7 Calibration and Power-Down

If PDI and PDQ are simultaneously asserted during a calibration cycle, the ADC12D2000RF will immediately power down. The calibration cycle will continue when either or both channels are powered back up, but the calibration will be compromised due to the incomplete settling of bias currents

directly after power up. Therefore, a new calibration should be executed upon powering the ADC12D2000RF back up. In general, the ADC12D2000RF should be recalibrated when either or both channels are powered back up, or after one channel is powered down. For best results, this should be done after the device has stabilized to its operating temperature.

17.3.3.8 Calibration and the Digital Outputs

During calibration, the digital outputs (including DI, DId, DQ, DQd and OR) are set logic-low, to reduce noise. The DCLK runs continuously during calibration. After the calibration is completed and the CalRun signal is logic-low, it takes an additional 60 Sampling Clock cycles before the output of the ADC12D2000RF is valid converted data from the analog inputs. This is the time it takes for the pipeline to flush, as well as for other internal processes.

17.3.4 Power Down

On the ADC12D2000RF, the I- and Q-channels may be powered down individually. This may be accomplished via the control pins, PDI and PDQ, or via ECM. In ECM, the PDI and PDQ pins are logically OR'd with the Control Register setting. See Section 17.2.1.6 Power Down I-channel Pin (PDI) and Section 17.2.1.7 Power Down Q-channel Pin (PDQ) for more information.

18.0 Applications Information

18.1 THE ANALOG INPUTS

The ADC12D2000RF will continuously convert any signal which is present at the analog inputs, as long as a CLK signal is also provided to the device. This section covers important aspects related to the analog inputs including: acquiring the input, driving the ADC in DES Mode, the reference voltage and FSR, out-of-range indication, AC/DC-coupled signals, and single-ended input signals.

18.1.1 Acquiring the Input

The Aperture Delay, tAD, is the amount of delay, measured from the sampling edge of the clock input, after which the signal present at the input pin is sampled inside the device. Data is acquired at the rising edge of CLK+ in Non-DES Mode and both the falling and rising edge of CLK+ in DES Mode. In Non-DES Mode, the I- and Q-channels always sample data on the rising edge of CLK+. In DES Mode, i.e. DESI, DESQ, DESIQ, and DESCLKIQ, the I-channel samples data on the rising edge of CLK+ and the Q-channel samples data on the falling edge of CLK+. The digital equivalent of that data is available at the digital outputs a constant number of sampling clock cycles later for the DI, DQ, DId and DQd output busses, a.k.a. the latency, depending on the demultiplex mode which is selected. In addition to the latency, there is a constant output delay, $t_{\rm OD}$, before the data is available at the outputs. See t_{OD} in the Timing Diagrams. See t_{LAT} , t_{AD} , and t_{OD} in *Table*

18.1.2 Driving the ADC in DES Mode

The ADC12D2000RF can be configured as either a 2-channel, 2.0 GSPS device (Non-DES Mode) or a 1-channel 4.0 GSPS device (DES Mode). When the device is configured in DES Mode, there is a choice for with which input to drive the single-channel ADC. These are the 3 options:

DES – externally driving the I-channel input only. This is the default selection when the ADC is configured in DES Mode. It may also be referred to as "DESI" for added clarity.

DESQ - externally driving the Q-channel input only.

DESIQ, DESCLKIQ – externally driving both the I- and Q-channel inputs. VinI+ and VinQ+ should be driven with the exact same signal. VinI- and VinQ- should be driven with the exact same signal, which is the differential complement to the one driving VinI+ and VinQ+.

The input impedance for each I- and Q-input is 100Ω differential (or 50Ω single-ended), so the trace to each VinI+, VinI-, VinQ+, and VinQ- should always be 50Ω single-ended. If a single I- or Q-input is being driven, then that input will present a 100Ω differential load. For example, if a 50Ω single-ended source is driving the ADC, then a 1:2 balun will transform the impedance to 100Ω differential. However, if the ADC is being driven in DESIQ Mode, then the 100Ω differential impedance from the I-input will appear in parallel with the Q-input for a composite load of 50Ω differential and a 1:1 balun would be appropriate. See *Figure 15* for an example circuit driving the ADC in DESIQ Mode. A recommended part selection is using the Mini-Circuits TC1-1-13MA+ balun with Ccouple = 0.22μ F.




FIGURE 15. Driving DESIQ Mode

In the case that only one channel is used in Non-DES Mode or that the ADC is driven in DESI or DESQ Mode, the unused analog input should be terminated to reduce any noise coupling into the ADC. See *Table 24* for details.

TABLE 24. Unused Analog Input Recommended Termination

Mode	Power Down	Coupling	Recommended Termination
Non-DES	Yes	AC/DC	Tie Unused+ and
			Unused- to Vbg
DES/	No	DC	Tie Unused+ and
Non-DES			Unused- to Vbg
DES/	No	AC	Tie Unused+ to Unused-
Non-DES			

18.1.3 FSR and the Reference Voltage

The full-scale analog differential input range ($V_{\rm IN_FSR}$) of the ADC12D2000RF is derived from an internal bandgap reference. In Non-ECM, this full-scale range must be set by the logic-high setting of the FSR Pin; see *Section 17.2.1.9 Full-Scale Input Range Pin (FSR)*. The FSR Pin operates on both I- and Q-channels. In ECM, the full-scale range may be independently set for each channel via Addr:3h and Bh with 15 bits of precision; see *Section 19.0 Register Definitions*. The best SNR is obtained with a higher full-scale input range, but better distortion and SFDR are obtained with a lower full-scale input range. It is not possible to use an external analog reference voltage to modify the full-scale range, and this adjustment should only be done digitally, as described.

A buffered version of the internal bandgap reference voltage is made available at the $\rm V_{BG}$ Pin for the user. The $\rm V_{BG}$ pin can drive a load of up to 80 pF and source or sink up to 100 $\rm \mu A$. It should be buffered if more current than this is required. This pin remains as a constant reference voltage regardless of what full-scale range is selected and may be used for a system reference. $\rm V_{BG}$ is a dual-purpose pin and it may also be used to select a higher LVDS output common-mode voltage; see Section 17.2.1.11 LVDS Output Common-mode Pin (V_{BG}) .

18.1.4 Out-Of-Range Indication

Differential input signals are digitized to 12 bits, based on the full-scale range. Signal excursions beyond the full-scale range, i.e. greater than $+V_{\rm IN_FSR}/2$ or less than $+V_{\rm IN_FSR}/2$, will be clipped at the output. An input signal which is above the

FSR will result in all 1's at the output and an input signal which is below the FSR will result in all 0's at the output. When the conversion result is clipped for the I-channel input, the Outof-Range I-channel (ORI) output is activated such that ORI+goes high and ORI-goes low while the signal is out of range. This output is active as long as accurate data on either or both of the buses would be outside the range of 000h to FFFh. The Q-channel has a separate ORQ which functions similarly.

18.1.5 Maximum Input Range

The recommended operating and absolute maximum input range may be found in *Section 11.0 Operating Ratings* and *Section 10.0 Absolute Maximum Ratings*, respectively. Under the stated allowed operating conditions, each Vin+ and Vininput pin may be operated in the range from 0V to 2.15V if the input is a continuous 100% duty cycle signal and from 0V to 2.5V if the input is a 10% duty cycle signal. The absolute maximum input range for Vin+ and Vin- is from -0.15V to 2.5V. These limits apply only for input signals for which the input common mode voltage is properly maintained.

18.1.6 AC-coupled Input Signals

The ADC12D2000RF analog inputs require a precise common-mode voltage. This voltage is generated on-chip when AC-coupling Mode is selected. See Section 17.2.1.10 AC / DC-Coupled Mode Pin (V_{CMO}) for more information about how to select AC-coupled Mode.

In AC-coupled Mode, the analog inputs must of course be AC-coupled. For an ADC12D2000RF used in a typical application, this may be accomplished by on-board capacitors, as shown in *Figure 16*. For the ADC12D2000RFRB, the SMA inputs on the Reference Board are directly connected to the analog inputs on the ADC12D2000RF, so this may be accomplished by DC blocks (included with the hardware kit).

When the AC-coupled Mode is selected, an analog input channel that is not used (e.g. in DES Mode) should be connected to AC ground, e.g. through capacitors to ground. Do not connect an unused analog input directly to ground.




FIGURE 16. AC-coupled Differential Input

The analog inputs for the ADC12D2000RF are internally buffered, which simplifies the task of driving these inputs and the RC pole which is generally used at sampling ADC inputs is not required. If the user desires to place an amplifier circuit before the ADC, care should be taken to choose an amplifier with adequate noise and distortion performance, and adequate gain at the frequencies used for the application.

18.1.7 DC-coupled Input Signals

In DC-coupled Mode, the ADC12D2000RF differential inputs must have the correct common-mode voltage. This voltage is provided by the device itself at the V_{CMO} output pin. It is recommended to use this voltage because the V_{CMO} output potential will change with temperature and the common-mode

voltage of the driving device should track this change. Full-scale distortion performance falls off as the input common mode voltage deviates from V_{CMO} . Therefore, it is recommended to keep the input common-mode voltage within 100 mV of V_{CMO} (typical), although this range may be extended to $\pm 150\,$ mV (maximum). See V_{CMI} in Table~8 and ENOB vs. V_{CMI} in Section~16.0~Typical~Performance~Plots. Performance in AC- and DC-coupled Mode are similar, provided that the input common mode voltage at both analog inputs remains within 100 mV of V_{CMO} .

18.1.8 Single-Ended Input Signals

The analog inputs of the ADC12D2000RF are not designed to accept single-ended signals. The best way to handle single-ended signals is to first convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-transformer, as shown in *Figure 17*.




FIGURE 17. Single-Ended to Differential Conversion Using a Balun

When selecting a balun, it is important to understand the input architecture of the ADC. The impedance of the analog source should be matched to the ADC12D2000RF's on-chip 100Ω differential input termination resistor. The range of this termination resistor is specified as $R_{\rm IN}$ in $\it Table~8$.

18.2 THE CLOCK INPUTS

The ADC12D2000RF has a differential clock input, CLK+ and CLK-, which must be driven with an AC-coupled, differential clock signal. This provides the level shifting necessary to allow for the clock to be driven with LVDS, PECL, LVPECL, or CML levels. The clock inputs are internally terminated to 100Ω differential and self-biased. This section covers coupling, frequency range, level, duty-cycle, jitter, and layout considerations.

18.2.1 CLK Coupling

The clock inputs of the ADC12D2000RF must be capacitively coupled to the clock pins as indicated in *Figure 18*.




FIGURE 18. Differential Input Clock Connection

The choice of capacitor value will depend on the clock frequency, capacitor component characteristics and other system economic factors. For example, on the ADC12D2000RFRB, the capacitors have the value $C_{\text{couple}} = 4.7 \text{ nF}$ which yields a high pass cutoff frequency, $f_{\text{c}} = 677.2 \text{ kHz}$

18.2.2 CLK Frequency

Although the ADC12D2000RF is tested and its performance is guaranteed with a differential 2.0 GHz sampling clock, it will typically function well over the input clock frequency range; see $\rm f_{CLK}(min)$ and $\rm f_{CLK}(max)$ in $\it Table~13$. Operation up to $\rm f_{CLK}(max)$ is possible if the maximum ambient temperatures indicated are not exceeded. Operating at sample rates above $\rm f_{CLK}(max)$ for the maximum ambient temperature may result in reduced device reliability and product lifetime. This is due to the fact that higher sample rates results in higher power consumption and die temperatures. If $\rm f_{CLK} < 300~MHz$, enable LFS in the Control Register (Addr: 0h, Bit 8).

18.2.3 CLK Level

The input clock amplitude is specified as $V_{\rm IN_CLK}$ in *Table 10.* Input clock amplitudes above the max $V_{\rm IN_CLK}$ may result in increased input offset voltage. This would cause the converter to produce an output code other than the expected 2047/2048 when both input pins are at the same potential. Insufficient input clock levels will result in poor dynamic performance. Both of these results may be avoided by keeping the clock input amplitude within the specified limits of $V_{\rm IN_CLK}$.

18.2.4 CLK Duty Cycle

The duty cycle of the input clock signal can affect the performance of any A/D converter. The ADC12D2000RF features a duty cycle clock correction circuit which can maintain performance over the 20%-to-80% specified clock duty-cycle range. This feature is enabled by default and provides improved ADC clocking, especially in the Dual-Edge Sampling (DES) Mode.

18.2.5 CLK Jitter

High speed, high performance ADCs such as the ADC12D2000RF require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be

$$t_{J(MAX)} = (\ V_{IN(P\text{-}P)} /\ V_{FSR})\ x\ (1/(2^{(N+1)}\ x\ \pi\ x\ f_{IN}))$$

where $t_{J(MAX)}$ is the rms total of all jitter sources in seconds, $V_{IN(P-P)}$ is the peak-to-peak analog input signal, V_{FSR} is the full-scale range of the ADC, "N" is the ADC resolution in bits and f_{IN} is the maximum input frequency, in Hertz, at the ADC analog input.

 $t_{J(MAX)}$ is the square root of the sum of the squares (RSS) sum of the jitter from all sources, including: the ADC input clock, system, input signals and the ADC itself. Since the effective

jitter added by the ADC is beyond user control, it is recommended to keep the sum of all other externally added jitter to a minimum.

18.2.6 CLK Layout

The ADC12D2000RF clock input is internally terminated with a trimmed 100Ω resistor. The differential input clock line pair should have a characteristic impedance of 100Ω and (when using a balun), be terminated at the clock source in that (100Ω) characteristic impedance.

It is good practice to keep the ADC input clock line as short as possible, tightly coupled, keep it well away from any other signals, and treat it as a transmission line. Otherwise, other signals can introduce jitter into the input clock signal. Also, the clock signal can introduce noise into the analog path if it is not properly isolated.

18.3 THE LVDS OUTPUTS

The Data, ORI, ORQ, DCLKI and DCLKQ outputs are LVDS. The electrical specifications of the LVDS outputs are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI communications standards compliant due to the low +2.0V supply used on this chip. These outputs should be terminated with a 100Ω differential resistor placed as closely to the receiver as possible. If the 100Ω differential resistor is built in to the receiver, then an externally placed resistor is not necessary. This section covers common-mode and differential voltage, and data rate.

18.3.1 Common-mode and Differential Voltage

The LVDS outputs have selectable common-mode and differential voltage, V_{OS} and V_{OD} ; see *Table 11*. See *Section 17.3.2 Output Control and Adjust* for more information.

Selecting the higher V_{OS} will also increase V_{OD} slightly. The differential voltage, V_{OD} , may be selected for the higher or lower value. For short LVDS lines and low noise systems, satisfactory performance may be realized with the lower V_{OD} . This will also result in lower power consumption. If the LVDS lines are long and/or the system in which the ADC12D2000RF is used is noisy, it may be necessary to select the higher V_{OD} .

18.3.2 Output Data Rate

The data is produced at the output at the same rate it is sampled at the input. The minimum recommended input clock rate for this device is $f_{\text{CLK(MIN)}}$; see *Table 13*. However, it is possible to operate the device in 1:2 Demux Mode and capture data from just one 12-bit bus, e.g. just DI (or DId) although both DI and DId are fully operational. This will decimate the data by two and effectively halve the data rate.

18.3.3 Terminating Unused LVDS Output Pins

If the ADC is used in Non-Demux Mode, then only the DI and DQ data outputs will have valid data present on them. The DId and DQd data outputs may be left not connected; if unused, they are internally at TRI-STATE.

Similarly, if the Q-channel is powered-down (i.e. PDQ is logic-high), the DQ data output pins, DCLKQ and ORQ may be left not connected.

18.4 SYNCHRONIZING MULTIPLE ADC12D2000RFS IN A SYSTEM

The AutoSync feature is not supported on the ADC12D2000RF.

The ADC12D2000RF has the DCLK Reset feature to assist the user with synchronizing multiple ADCs in a system; it is disabled by default.

If the AutoSync or DCLK Reset feature is not used, see *Table* 25 for recommendations about terminating unused pins.

TABLE 25. Unused AutoSync and DCLK Reset Pin Recommendation

Pin(s)	Unused termination
RCLK+/-	Do not connect.
RCOUT1+/-	Do not connect.
RCOUT2+/-	Do not connect.
DCLK_RST+	Connect to GND via 1kΩ resistor.
DCLK_RST-	Connect to V_A via $1k\Omega$ resistor.

18.4.1 DCLK Reset Feature

The DCLK reset feature is available via ECM, but it is disabled by default. DCLKI and DCLKQ are always synchronized, by design, and do not require a pulse from DCLK_RST to become synchronized.

The DCLK_RST signal must observe certain timing requirements, which are shown in *Figure 8* of the Timing Diagrams. The DCLK_RST pulse must be of a minimum width and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. These timing specifications are listed as t_{PWR}, t_{SR} and t_{HR} and may be found in *Table*

The DCLK_RST signal can be asserted asynchronously to the input clock. If DCLK_RST is asserted, the DCLK output is held in a designated state (logic-high) in Demux Mode; in Non-Demux Mode, the DCLK continues to function normally. Depending upon when the DCLK_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK_RST signal is de-asserted, there are $t_{\text{SYNC_DLY}}$ CLK cycles of systematic delay and the next CLK rising edge synchronizes the DCLK output with those of other ADC12D2000RFs in the system. For 90° Mode (DDRPh = logic-high), the synchronizing edge occurs on the rising edge of CLK, 4 cycles after the first rising edge of CLK after DCLK_RST is released. For 0° Mode (DDRPh = logic-low), this is 5 cycles instead. The DCLK output is enabled again after a constant delay of t_{CD} .

For both Demux and Non-Demux Modes, there is some uncertainty about how DCLK comes out of the reset state for the first DCLK_RST pulse. For the second (and subsequent) DCLK_RST pulses, the DCLK will come out of the reset state in a known way. Therefore, if using the DCLK Reset feature, it is recommended to apply one "dummy" DCLK_RST pulse before using the second DCLK_RST pulse to synchronize the outputs. This recommendation applies each time the device or channel is powered-on.

When using DCLK_RST to synchronize multiple ADC12D2000RFs, it is required that the Select Phase bits in the Control Register (Addr: Eh, Bits 3,4) be the same for each ADC12D2000RF.

18.5 SUPPLY / GROUNDING, LAYOUT AND THERMAL RECOMMENDATIONS

18.5.1 Power Planes

All supply buses for the ADC should be sourced from a common linear voltage regulator. This ensures that all power buses to the ADC are turned on and off simultaneously. This single source will be split into individual sections of the power plane, with individual decoupling and connection to the different power supply buses of the ADC. Due to the low voltage but relatively high supply current requirement, the optimal solution may be to use a switching regulator to provide an intermediate low voltage, which is then regulated down to the final ADC supply voltage by a linear regulator. Please refer to the documentation provided for the ADC12D2000RFRB for additional details on specific regulators that are recommended for this configuration.

Power for the ADC should be provided through a broad plane which is located on one layer adjacent to the ground plane(s). Placing the power and ground planes on adjacent layers will provide low impedance decoupling of the ADC supplies, especially at higher frequencies. The output of a linear regulator should feed into the power plane through a low impedance multi-via connection. The power plane should be split into individual power peninsulas near the ADC. Each peninsula should feed a particular power bus on the ADC, with decoupling for that power bus connecting the peninsula to the ground plane near each power / ground pin pair. Using this technique can be difficult on many printed circuit CAD tools. To work around this, zero ohm resistors can be used to connect the power source net to the individual nets for the different ADC power buses. As a final step, the zero ohm resistors can be removed and the plane and peninsulas can be connected manually after all other error checking is completed.

18.5.2 Bypass Capacitors

The general recommendation is to have one 100nF capacitor for each power / ground pin pair. The capacitors should be surface mount multi-layer ceramic chip capacitors similar to Panasonic part number ECJ-0EB1A104K.

18.5.3 Ground Planes

Grounding should be done using continuous full ground planes to minimize the impedance for all ground return paths, and provide the shortest possible image/return path for all signal traces.

18.5.4 Power System Example

The ADC12D2000RFRB uses continuous ground planes (except where clear areas are needed to provide appropriate impedance management for specific signals), see *Figure 19*. Power is provided on one plane, with the ADC main supply being split into multiple zones or peninsulas for the specific power buses of the ADC. Decoupling capacitors are connected between these power bus peninsulas and the adjacent ground planes using vias. The capacitors are located as close to the individual power / ground pin pairs of the ADC as possible. In most cases, this means the capacitors are located on the opposite side of the PCB to the ADC.




FIGURE 19. Power and Grounding Example

18.5.5 Thermal Management

The Heat Slug Ball Grid Array (HSBGA) package is a modified version of the industry standard plastic BGA (Ball Grid Array) package. Inside the package, a copper heat spreader cap is

attached to the substrate top with exposed metal in the center top area of the package. This results in a 20% improvement (typical) in thermal performance over the standard plastic BGA package.




FIGURE 20. HSBGA Conceptual Drawing

The center balls are connected to the bottom of the die by vias in the package substrate, *Figure 20*. This gives a low thermal resistance between the die and these balls. Connecting these balls to the PCB ground planes with a low thermal resistance path is the best way dissipate the heat from the ADC. These pins should also be connected to the ground plane via a low impedance path for electrical purposes. The direct connection to the ground planes is an easy method to spread heat away from the ADC. Along with the ground plane, the parallel power planes will provide additional thermal dissipation.

The center ground balls should be soldered down to the recommended ball pads (See AN-1126). These balls will have wide traces which in turn have vias which connect to the internal ground planes, and a bottom ground pad / pour if possible. This ensures a good ground is provided for these balls, and that the optimal heat transfer will occur between these balls and the PCB ground planes.

In spite of these package enhancements, analysis using the standard JEDEC JESD51-7 four-layer PCB thermal model shows that ambient temperatures must be limited to a max of 45°C to ensure a safe operating junction temperature for the ADC12D2000RF. However, most applications using the ADC12D2000RF will have a printed circuit board which is more complex than that used in JESD51-7. Typical circuit boards will have more layers than the JESD51-7 (eight or more), several of which will be used for ground and power planes. In those applications, the thermal resistance parameters of the ADC12D2000RF and the circuit board can be used to determine the actual safe ambient operating temperature.

Three key parameters are provided to allow for modeling and calculations. Because there are two main thermal paths between the ADC die and external environment, the thermal resistance for each of these paths is provided. $\theta_{\rm JC1}$ represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA package. $\theta_{\rm JC2}$ represents the thermal resistance between the die and the center group of balls on the bottom of the HSBGA package. The final parameter is the allowed maximum junction temperature, which is T i.

In other applications, a heat sink or other thermally conductive path can be added to the top of the HSBGA package to remove heat. In those cases, θ_{JC1} can be used along with the thermal parameters for the heat sink or other thermal coupling added. Representative heat sinks which might be used with

the ADC12D2000RF include the Cool Innovations p/n 3-1212XXG and similar products from other vendors. In many applications, the printed circuit board will provide the primary thermal path conducting heat away from the ADC package. In those cases, $\theta_{\rm JC2}$ can be used in conjunction with printed circuit board thermal modeling software to determine the allowed operating conditions that will maintain the die temperature below the maximum allowable limit. Additional dissipation can be achieved by coupling a heat sink to the copper pour area on the bottom side of the printed circuit board.

Typically, dissipation will occur through one predominant thermal path. In these cases, the following calculations can be used to determine the maximum safe ambient operating temperature:

$$\begin{split} T_J &= T_A + P_D \times (\theta_{JC} + \theta_{CA}) \\ T_J &= T_A + P_{C(MAX)} \times (\theta_{JC} + \theta_{CA}) \end{split}$$

For θ_{JC} , the value for the primary thermal path in the given application environment should be used $(\theta_{JC1}$ or $\theta_{JC2})$. θ_{CA} is the thermal resistance from the case to ambient, which would typically be that of the heat sink used. Using this relationship and the desired ambient temperature, the required heat sink thermal resistance can be found. Alternately, the heat sink thermal resistance can be used to find the maximum ambient temperature. For more complex systems, thermal modeling software can be used to evaluate the printed circuit board system and determine the expected junction temperature given the total system dissipation and ambient temperature.

18.6 SYSTEM POWER-ON CONSIDERATIONS

There are a couple important topics to consider associated with the system power-on event including configuration and calibration, and the Data Clock.

18.6.1 Power-on, Configuration, and Calibration

Following the application of power to the ADC12D2000RF, several events must take place before the output from the ADC12D2000RF is valid and at full performance; at least one full calibration must be executed with the device configured in the desired mode.

Following the application of power to the ADC12D2000RF, there is a delay of t_{CalDly} and then the Power-on Calibration is executed. This is why it is recommended to set the CalDly Pin via an external pull-up or pull-down resistor. This ensured that the state of that input will be properly set at the same time that

power is applied to the ADC and t_{CalDly} will be a known quantity. For the purpose of this section, it is assumed that CalDly is set as recommended.

The Control Bits or Pins must be set or written to configure the ADC12D2000RF in the desired mode. This must take place via either Extended Control Mode or Non-ECM (Pin Control Mode) before subsequent calibrations will yield an output at full performance in that mode. Some examples of modes include DES/Non-DES Mode, Demux/Non-demux Mode, and Full-Scale Range.

The simplest case is when device is in Non-ECM and the Control Pins are set by pull-up / down resistors, see *Figure 21*. For this case, the settings to the Control Pins ramp concurrently to the ADC voltage. Following the delay of t_{CalDly} and the calibration execution time, t_{CAL} , the output of the ADC12D2000RF is valid and at full performance. If it takes longer than t_{CalDly} for the system to stabilize at its operating temperature, it is recommended to execute an on-command calibration at that time.

Another case is when the FPGA configures the Control Pins (Non-ECM) or writes to the SPI (ECM), see *Figure 22*. It is

always necessary to comply with the Operating Ratings and Absolute Maximum ratings, i.e. the Control Pins may not be driven below the ground or above the supply, regardless of what the voltage currently applied to the supply is. Therefore, it is not recommended to write to the Control Pins or SPI before power is applied to the ADC12D2000RF. As long as the FPGA has completed writing to the Control Pins or SPI, the Power-on Calibration will result in a valid output at full performance. Once again, if it takes longer than t_{CalDly} for the system to stabilize at its operating temperature, it is recommended to execute an on-command calibration at that time.

Due to system requirements, it may not be possible for the FPGA to write to the Control Pins or SPI before the Power-on Calibration takes place, see *Figure 23*. It is not critical to configure the device before the Power-on Calibration, but it is critical to realize that the output for such a case is not at its full performance. Following an On-command Calibration, the device will be at its full performance.




FIGURE 21. Power-on with Control Pins set by Pull-up / down Resistors




FIGURE 22. Power-on with Control Pins set by FPGA pre Power-on Cal




FIGURE 23. Power-on with Control Pins set by FPGA post Power-on Cal

18.6.2 Power-on and Data Clock (DCLK)

Many applications use the DCLK output for a system clock. For the ADC12D2000RF, each I- and Q-channel has its own DCLKI and DCLKQ, respectively. The DCLK output is always active, unless that channel is powered-down or the DCLK Reset feature is used while the device is in Demux Mode. As the supply to the ADC12D2000RF ramps, the DCLK also comes up, see this example from the ADC12D2000RFRB: Figure 24. While the supply is too low, there is no output at DCLK. As the supply continues to ramp, DCLK functions intermittently with irregular frequency, but the amplitude continues to track with the supply. Much below the low end of operating supply range of the ADC12D2000RF, the DCLK is already fully operational.




FIGURE 24. Supply and DCLK Ramping

18.7 RECOMMENDED SYSTEM CHIPS

Texas Instruments recommends these other chips including temperature sensors, clocking devices, and amplifiers in order to support the ADC12D2000RF in a system design.

18.7.1 Temperature Sensor

The ADC12D2000RF has an on-die temperature diode connected to pins Tdiode+/- which may be used to monitor the die temperature. Texas Instruments also provides a family of temperature sensors for this application which monitor different numbers of external devices, see *Table 26*.

TABLE 26. Temperature Sensor Recommendation

Number of External	Recommended Temperature
Devices Monitored	Sensor
1	LM95235
2	LM95213
4	LM95214

The temperature sensor (LM95235/13/14) is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) interface that can monitor the temperature of one, two, or four remote diodes as well as its own temperature. It can be used to accurately monitor the temperature of up to one, two, or four external devices such as the AD-C12D2000RF, a FPGA, other system components, and the ambient temperature.

The temperature sensor reports temperature in two different formats for +127.875°C/-128°C range and 0°/255°C range. It has a Sigma-Delta ADC core which provides the first level of noise immunity. For improved performance in a noisy environment, the temperature sensor includes programmable digital filters for Remote Diode temperature readings. When the digital filters are invoked, the resolution for the Remote Diode readings increases to 0.03125°C. For maximum flexibility and best accuracy, the temperature sensor includes offset registers that allow calibration for other types of diodes.

Diode fault detection circuitry in the temperature sensor can detect the absence or fault state of a remote diode: whether D+ is shorted to the power supply, D- or ground, or floating. In the following typical application, the LM95213 is used to monitor the temperature of an ADC12D2000RF as well as an FPGA, see *Figure 25*. If this feature is unused, the Tdiode+/-pins may be left floating.




FIGURE 25. Typical Temperature Sensor Application

18.7.2 Clocking Device

The clock source can be a PLL/VCO device such as the LMX2541SQxxxxE or LMX2531LQxxxxE family of products. The specific device should be selected according to the desired ADC sampling clock frequency. For example, the ADC12D2000RFRB reference board uses the LMX2541SQ2060E. Other devices which may be considered based on clock source, jitter cleaning, and distribution purposes are the LMK03XXX and LMK04XXX product families.

18.7.3 Amplifiers for Analog Input

The following amplifiers can be used for ADC12D2000RF applications which require DC coupled input or signal gain, neither of which can be provided with a transformer coupled input circuit:

TABLE 27. Amplifier Recommendation

Amplifier	Bandwidth	Brief features
LMH6552	1.5 GHz	Configurable gain
LMH6553	900 MHz	Output clamp and configurable gain
LMH6554	2.8 GHz	Configurable gain
LMH6555	1.2 GHz	Fixed gain

18.7.4 Balun Recommendations for Analog Input

The following baluns are recommended for the ADC12D2000RF for applications which require no gain. When evaluating a balun for the application of driving an ADC, some important qualities to consider are phase error and magnitude error.

TABLE 28. Balun Recommendations

Balun	Bandwidth
Mini-Circuits TC1-1-13MA+	4.5 - 3000 MHz
Anaren B0430J50100A00	400 - 3000 MHz
Mini-Circuits ADTL2-18	30 - 1800 MHz

19.0 Register Definitions

Twelve read / write registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Non-extended Control Mode. Each register description below also shows the Power-On Reset (POR) state of each control bit. See *Table 29* for a summary. For a description of the functionality and timing to read / write the control registers, see *Section 17.2.2.1 The Serial Interface*.

Special Note: Register 6h must be written to 1C0Eh for the device to perform at full rated performance for Fclk > 1.6GHz.

TABLE 29. Register Addresses

А3	A2	A1	A0	Hex	Register Addressed
0	0	0	0	0 h	Configuration Register 1
0	0	0	1	1h	Reserved
0	0	1	0	2 h	I-channel Offset
0	0	1	1	3 h	I-channel Full-Scale Range
0	1	0	0	4h	Calibration Adjust
0	1	0	1	5 h	Calibration Values
0	1	1	0	6 h	Bias Adjust
0	1	1	1	7h	DES Timing Adjust
1	0	0	0	8 h	Reserved
1	0	0	1	9 h	Reserved
1	0	1	0	Ah	Q-channel Offset
1	0	1	1	Bh	Q-channel Full-Scale Range
1	1	0	0	Ch	Aperture Delay Coarse Adjust
1	1	0	1	D h	Aperture Delay Fine Adjust
1	1	1	0	Eh	Configuration Register 2
1	1	1	1	Fh	Reserved

Configuration Register 1

Addr: 0	h (000	0 b)												POF	R state:	2000 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAL	DPS	ovs	TPM	PDI	PDQ	Res	LFS	DES	DEQ	DIQ	2SC	TSE	SDR	Re	es
POR	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

- Bit 15 CAL: Calibration Enable. When this bit is set to 1b, an on-command calibration is initiated. This bit is not reset automatically upon completion of the calibration. Therefore, the user must reset this bit to 0b and then set it to 1b again to execute another calibration. This bit is logically OR'd with the CAL Pin; both bit and pin must be set to 0b before either is used to execute a calibration. (*Note 19*)
- Bit 14 DPS: DCLK Phase Select. In DDR Mode, set this bit to 0**b** to select the 0° Mode DDR Data-to-DCLK phase relationship and to 1**b** to select the 90° Mode. In SDR Mode, set this bit to 0**b** to transition the data on the Rising edge of DCLK; set this bit to 1**b** to transition the data on the Falling edge of DCLK.
- Bit 13 OVS: Output Voltage Select. This bit sets the differential voltage level for the LVDS outputs including Data, OR, and DCLK. 0b selects the lower level and 1b selects the higher level. See V_{OD} in *Table 11* for details.
- Bit 12 TPM: Test Pattern Mode. When this bit is set to 1b, the device will continually output a fixed digital pattern at the digital Data and OR outputs. When set to 0b, the device will continually output the converted signal, which was present at the analog inputs. See *Section 17.3.2.6 Test Pattern Mode* for details about the TPM pattern.
- Bit 11 PDI: Power-down I-channel. When this bit is set to 0b, the I-channel is fully operational; when it is set to 1b, the I-channel is powered-down. The I-channel may be powered-down via this bit or the PDI Pin, which is active, even in ECM.
- Bit 10 PDQ: Power-down Q-channel. When this bit is set to 0b, the Q-channel is fully operational; when it is set to 1b, the Q-channel is powered-down. The Q-channel may be powered-down via this bit or the PDQ Pin, which is active, even in ECM.
- Bit 9 Reserved. Must be set to 0b.
- Bit 8 LFS: Low-Frequency Select. If the sampling clock (CLK) is at or below 300 MHz, set this bit to 1b for improved performance.
- Bit 7 DES: Dual-Edge Sampling Mode select. When this bit is set to 0b, the device will operate in the Non-DES Mode; when it is set to 1b, the device will operate in the DES Mode. See Section 17.3.1.4 DES/Non-DES Mode for more information.
- Bit 6 DEQ: DES Q-input select, a.k.a. DESQ Mode. When the device is in DES Mode, this bit selects the input that the device will operate on. The default setting of 0b selects the I-input and 1b selects the Q-input.
- Bit 5 DIQ: DES I- and Q-input, a.k.a. DESIQ Mode. When in DES Mode, setting this bit to 1**b** shorts the I- and Q-inputs internally to the device. If the bit is left at its default 0**b**, the I- and Q-inputs remain electrically separate. To operate the device in DESIQ Mode, Bits<7:5> must be set to 101**b**. In this mode, both the I- and Q-inputs must be externally driven; see Section 17.3.1.4 DES/Non-DES Mode for more information.

The allowed DES Modes settings are shown below: For DESCLKIQ Mode, see Addr Eh.

Mode	Addr 0h, Bits<7:5>	Addr Eh, Bit<6>
Non-DES Mode	000 b	0 b
DESI Mode	100 b	0 b
DESQ Mode	110 b	0 b
DESIQ Mode	101 b	0 b
DESCLKIQ Mode	000 b	1 b

- Bit 4 2SC: Two's Complement output. For the default setting of 0b, the data is output in Offset Binary format; when set to 1b, the data is output in Two's Complement format. (*Note 19*)
- Bit 3 TSE: Time Stamp Enable. For the default setting of 0b, the Time Stamp feature is not enabled; when set to 1b, the feature is enabled. See Section 17.3.2 Output Control and Adjust for more information about this feature.
- Bit 2 SDR: Single Data Rate. For the default setting of 0b, the data is clocked in Dual Data Rate; when set to 1b, the data is clocked in Single Data Rate. See Section 17.3.2 Output Control and Adjust for more information about this feature. Note that for Non-Demux Mode, only 0° DDR Mode is available. See Table 20 for a selection of available modes.
- Bits 1:0 Reserved. Must be set as shown.

Reserved

Addr: 1	h (000	1 b)												POF	R state:	2907 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	me Res															
POR	0	0	1	0	1	0	0	1	0	0	0	0	0	1	1	1

Bits 15:0 Reserved. Must be set as shown.

I-channel Offset Adjust

Addr: 2	h (001	O b)												POF	R state:	0000 h
Bit	15	14	13	12	11	1 10 9 8 7 6 5 4 3 2 1 0										
Name		Res		os		OM(11:0)										
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits 15:13 Reserved. Must be set to 0b.

Bit 12 OS: Offset Sign. The default setting of 0**b** incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bet to 1**b** incurs a negative offset of the set magnitude.

Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding). The range is from 0 mV for OM(11:0) = 0**d** to 45 mV for OM(11:0) = 4095**d** in steps of ~11 μ V. Monotonicity is guaranteed by design only for the 9 MSBs.

Code Offset [mV]

0000 0000 0000 (default) 0 1000 0000 0000 22.5 1111 1111 1111 45

I-channel Full Scale Range Adjust

Addr: 3	h (001	1 b)												POF	R state:	4000 h
Bit	15	14	13 12 11 10 9 8 7 6 5 4 3													0
Name	Res		FM(14:0)													
POR	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 15 Reserved. Must be set to 0b.

Bits 14:0 FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The allowable range is from 800 mV (16384**d**) to 1000 mV (32767**d**) with the default setting at 800 mV (16384**d**). Monotonicity is guaranteed by design only for the 9 MSBs. A greater range of FSR values is available in ECM, i.e. FSR values above 800 mV. See V_{IN_FSR} in *Table 8* for characterization details.

 Code
 FSR [mV]

 100 0000 0000 0000 (default)
 800

 111 1111 1111 1111
 1000

Calibration Adjust

(Note 18)

Addr: 4	h (010	0 b)												POR	state: [0B4B h
Bit	15	14	13	12	11	10	8	7	6	5	4	3	2	1	0	
Name	Res	CSS		Res									Res			
POR	1	1	0	1	1	0	1	1	0	1	0	0	1	0	1	1

Bit 15 Reserved. Must be set as shown.

Bit 14 CSS: Calibration Sequence Select. The default 1 $\bf b$ selects the following calibration sequence: reset all previously calibrated elements to nominal values, do R_{IN} Calibration, do internal linearity Calibration. Setting CSS = 0 $\bf b$ selects the following calibration sequence: do not reset R_{IN} to its nominal value, skip R_{IN} calibration, do internal linearity Calibration. The calibration must be completed at least one time with CSS = 1 $\bf b$ to calibrate R_{IN} . Subsequent calibrations may be run with CSS = 0 $\bf b$ (skip R_{IN} calibration) or 1 $\bf b$ (full R_{IN} and internal linearity Calibration).

Bits 13:8 Reserved. Must be set as shown.

Bit 7 SSC: SPI Scan Control. Setting this control bit to 1b allows the calibration values, stored in Addr: 5h, to be read / written. When not reading / writing the calibration values, this control bit should left at its default 0b setting. See Section 17.3.3 Calibration Feature for more information.

Bits 6:0 Reserved. Must be set as shown.

Calibration Values

(Note 18)

Addr: 5	h (010	1 b)												POR	state: >	(XXXh
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	me SS(15:0)															
POR	Χ	Х	Х	Х	Χ	Χ	Χ	Х	Х	Х	Χ	Χ	Х	Χ	Χ	Х

Bits 15:0 SS(15:0): SPI Scan. When the ADC performs a self-calibration, the values for the calibration are stored in this register and may be read from/ written to it. Set SSC (Addr: 4h, Bit 7) to read/write. See *Section 17.3.3 Calibration Feature* for more information.

Bias Adjust

Addr: 6	h (0110	0 b)												POR	state:	1C2E h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	me MPA(15:0)															
POR	0	0	0	1	1	1	0	0	0	0	1	0	1	1	1	0

Bits 15:0 MPA(15:0): Max Power Adjust. This register must be written to 1C0Eh to achieve full rated performance for Fclk > 1.6GHz.

DES Timing Adjust

Addr: 7	h (011	1 b)												POF	R state:	8142 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Name DTA(6:0)											Res				
POR	1	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0

Bits 15:9 DTA(6:0): DES Mode Timing Adjust. In the DES Mode, the time at which the falling edge sampling clock samples relative to the rising edge of the sampling clock may be adjusted; the automatic duty cycle correction continues to function. See Section 17.3.1 Input Control and Adjust for more information. The nominal step size is 30fs.

Bits 8:0 Reserved. Must be set as shown.

Reserved

Addr: 8	h (1000	O b)												POF	state:	0F0F h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								R	es							
POR	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1

Bits 15:0 Reserved. Must be set as shown.

Reserved

Addr: 9	h (100	1 b)												POF	R state:	0000 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								R	es							
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits 15:0 Reserved. Must be set as shown.

Q-channel Offset Adjust

Addr: A	h (101	0 b)												POF	state:	0000 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Res		os		OM(11:0)										
POR	0	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0											

Bits 15:13 Reserved. Must be set to 0b.

Bit 12 OS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bet to 1b incurs a negative offset of the set magnitude.

Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding). The range is from 0 mV for OM(11:0) = 0d to 45 mV for OM(11:0) = 4095d in steps of ~11 μ V. Monotonicity is guaranteed by design only for the 9 MSBs.

 Code
 Offset [mV]

 0000 0000 0000 (default)
 0

 1000 0000 0000
 22.5

 1111 1111 1111
 45

Q-channel Full-Scale Range Adjust

Addr: E	3 h (101	1 b)												POF	R state:	4000 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Res		FM(14:0)													
POR	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 15 Reserved. Must be set to 0b.

Bits 14:0 FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The allowable range is from 800 mV (16384**d**) to 1000 mV (32767**d**) with the default setting at 800 mV (16384**d**). Monotonicity is guaranteed by design only for the 9 MSBs. A greater range of FSR values is available in ECM, i.e. FSR values above 800 mV. See V_{IN_FSR} in *Table 8* for characterization details.

 Code
 FSR [mV]

 100 0000 0000 0000 (default)
 800

 111 1111 1111 1111
 1000

Aperture Delay Coarse Adjust

Addr: C	h (110	0 b)												POF	state:	0004 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAM(11:0)											STA	DCC	R	es	
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Using the t_{AD} Adjust feature at its maximum setting, for the maximum sampling clock rate, may affect the integrity of the sampling clock on chip. Therefore, it is not recommended to do so. The maximum setting for the coarse adjust is 825ps. The period for the maximum sampling clock rate is 500ps, so it should not be necessary to exceed this value in any case.

- Bits 15:4 CAM(11:0): Coarse Adjust Magnitude. This 12-bit value determines the amount of delay that will be applied to the input CLK signal. The range is 0 ps delay for CAM(11:0) = 0d to a maximum delay of 825 ps for CAM(11:0) = 2431d (±95 ps due to PVT variation) in steps of ~340 fs. For code CAM(11:0) = 2432d and above, the delay saturates and the maximum delay applies. Additional, finer delay steps are available in register Dh. Either STA (Bit 3) or SA (Addr: Dh, Bit 8) must be selected to enable this function.
- Bit 3 STA: Select t_{AD} Adjust. Set this bit to 1**b** to enable the t_{AD} adjust feature, which will make both coarse and fine adjustment settings, i.e. CAM(11:0) and FAM(5:0), available.
- Bit 2 DCC: Duty Cycle Correct. This bit can be set to 0b to disable the automatic duty-cycle stabilizer feature of the chip. This feature is enabled by default.
- Bits 1:0 Reserved. Must be set to 0b.

Aperture Delay Fine Adjust

(Note 18)

Addr: D	h (110	1 b)												POF	R state:	0000 h
Bit	15 14 13 12 11 10 9 8 7											4	3	2	1	0
Name			FAM	(5:0)			Res	SA				R	es			
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Using the t_{AD} Adjust feature at its maximum setting, for the maximum sampling clock rate, may affect the integrity of the sampling clock on chip. Therefore, it is not recommended to do so. The maximum setting for the coarse adjust is 825ps. The period for the maximum sampling clock rate is 500ps, so it should not be necessary to exceed this value in any case.

- Bits 15:10 FAM(5:0): Fine Aperture Adjust Magnitude. This 6-bit value determines the amount of additional delay that will be applied to the input CLK when the Clock Phase Adjust feature is enabled via STA (Addr: Ch, Bit 3) or SA (Addr: Dh, Bit 8). The range is straight binary from 0 ps delay for FAM(5:0) = 0d to 2.3 ps delay for FAM(5:0) = 63d (±300 fs due to PVT variation) in steps of ~36 fs.
- Bit 9 Reserved. Must be set to 0b.
- Bit 8 SA: Select t_{AD} Adjust. Set this bit to 1**b** to enable the t_{AD} adjust feature. This bit is the same as STA (Addr: Ch, Bit 3), except that if SA is enabled, then the value of the STA bit is ignored.
- Bits 7:0 Reserved. Must be set as shown.

Configuration Register 2

Addr: E	h (111	0 b)												POF	R state:	0003 h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ne Res DCK I										Res			DR		
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Bits 15:7 Reserved. Must be set as shown.

Bit 6 DCK: DESCLKIQ Mode. Set this bit to 1**b** to enable Dual-Edge Sampling, in which the Sampling Clock samples the I- and Q-channels 180° out of phase with respect to one another, i.e. the DESCLKIQ Mode. To select the DESCLKIQ Mode, Addr: 0**h**, Bits<7:5> must also be set to 000**b**. See Section 17.3.1.4 DES/Non-DES Mode for more information.

Bits 5:1 Reserved. Must be set as shown.


Bit 0 DR: Disable Reset. The default setting of 1**b** leaves the DCLK_RST functionality disabled. Set this bit to 0**b** to enable DCLK_RST functionality.

Reserved

Addr: F	h (111	1 b)												POR	state:	001E h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								R	es							
POR	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0

Bits 15:0 Reserved. This address is read only.

20.0 Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

UFH292A (Rev A)

NOTES: UNLESS OTHERWISE SPECIFIED REFERENCE JEDEC REGISTRATION MS-034, VARIATION BAL-2.

292-Ball BGA Thermally Enhanced Package Order Number ADC12D2000RFIUT NS Package Number UFH292A