AN-1770 LP38511MR-ADJ Evaluation Board

1   Introduction

This board is designed to allow the evaluation of the LP38511MR-ADJ Voltage Regulator. Each board is assembled and tested in the factory. This evaluation board has the PSOP-8 package mounted, and the output voltage is set to 1.20V.

2   General Description

The LP38511MR-ADJ is an adjustable LDO linear regulator capable of supplying up to 800 mA of output current, and incorporates an Enable function.

The device has been designed to work with 10 µF input and output ceramic capacitors. Footprints areas for C_{IN} and C_{OUT} will allow for a variety of sizes.

3   Operation

The input voltage, applied between V_{IN} and GND, should be at least 2.25V, or at least 500 mV greater than V_{OUT}, whichever value is larger. The input voltage should be no greater than 5.5V, which is the high end of the operating rating voltage.

Loads can be connected to V_{OUT} with reference to GND.

V_{OUT} and V_{IN} test points are provided on the board to allow accurate measurements directly onto the input and output pins of the device, eliminating any voltage drop on the PCB traces or connecting wires to the load.

4   Setting V_{OUT}

The output voltage is set using the external resistive divider R1 and R2. The output voltage is given by the formula:

$$V_{OUT} = V_{ADJ} \times (1 + (R1 / R2)) \tag{1}$$

It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 1.00 kΩ. This is to prevent internal parasitic capacitances on the ADJ pin from interfering with the F_Z pole set by R1 and C_{FF}.

$$((R1 \times R2) / (R1 + R2)) \leq 1.00 \text{ k}\Omega \tag{2}$$

Table 1 lists some suggested, best fit, standard ±1% resistor values for R1 and R2, and a standard ±10% capacitor values for C_{FF}, for a range of V_{OUT} values. Other values of R1, R2, and C_{FF} are available that will give similar results.

All trademarks are the property of their respective owners.

Table 1. Suggested Components

V$_{OUT}$	R1	R2	C$_{FF}$	F$_Z$
0.80V	1.07 kΩ	1.78 kΩ	4700 pF	31.6 kHz
1.00V	1.00 kΩ	1.00 kΩ	4700 pF	33.8 kHz
1.20V	1.40 kΩ	1.00 kΩ	3300 pF	34.4 kHz
1.50V	2.00 kΩ	1.00 kΩ	2700 pF	29.5 kHz
1.80V	2.94 kΩ	1.13 kΩ	1500 pF	36.1 kHz
2.00V	1.02 kΩ	340Ω	4700 pF	33.2 kHz
2.50V	1.02 kΩ	255Ω	4700 pF	33.2 kHz
3.00V	1.00 kΩ	200Ω	4700 pF	33.8 kHz
3.30V	2.00 kΩ	357Ω	2700 pF	29.5 kHz

Refer to *AN-1378 Method for Calculating Output Voltage Tolerances in Adjustable Regulators* (SNVA112) for additional information on how resistor tolerances affect the calculated V$_{OUT}$ value.

The LP38511MR-ADJ Evaluation board is assembled with a 1.40 kΩ ±1% resistor for R1, and a 1.00 kΩ ±1% resistor for R2. This sets V$_{OUT}$ to 1.20V.

$$V_{OUT} = 500 \text{ mV} \times (1 + (1.40 \text{ kΩ} / 1.00 \text{ kΩ})) \tag{3}$$

5 Selecting C$_{FF}$

A capacitor placed across the gain resistor R1 will provide additional phase margin to improve load transient response of the device. This capacitor, C$_{FF}$, in parallel with R1, will form a zero in the loop response given by the formula:

$$F_Z = (1 / (2 \times \pi \times C_{FF} \times R1)) \tag{4}$$

The value for C$_{FF}$ should be selected to set a zero frequency (F$_Z$) between 25 kHz and 50 kHz using the formula:

$$C_{FF} = 1 / (2 \times \pi \times F_Z \times R1) \tag{5}$$

The closest standard 10% value is usually adequate for C$_{FF}$.

The LP38511MR-ADJ Evaluation board is assembled with a 3300 pF capacitor for C$_{FF}$. This sets F$_Z$ to approximately 34 kHz.

$$F_Z = (1 / (2 \times \pi \times 3300 \text{ pF} \times 1.40 \text{kΩ})) = 34.4 \text{ kHz} \tag{6}$$

**Figure 1. 10 mA to 800 mA Load Transient Response**

Figure 2. 250 mA to 800 mA Load Transient Response

6 Enable Function

ON/OFF control is provided by supplying a logic level signal to the Enable pin. A minimum V_{EN} value of 1.2V is typically required at this pin to enable the LDO output. The LDO output will be shutdown when the V_{EN} value is typically 0.6V or less. The V_{EN} threshold incorporates approximately 100 mV of hysteresis.


Figure 3. V_{OUT} vs V_{EN}

In applications where the LP38511MR-ADJ is operated continuously the Enable pin can be connected directly to V_{IN}. The Enable pin has no default bias and must not be left floating. The Enable pin must be actively driven to the appropriate voltage level.

Figure 4. Enable Thresholds

7   Power Dissipation

The PSOP-8 package alone has a junction to ambient thermal resistance (θ_{JA}) rating of 168°C/W when mounted to the minimum land area (EIA/JESD51-3). When mounted on the LP38511MR-ADJ Evaluation Board the θ_{JA} rating is approximately 40°C/W.

The exposed DAP is soldered to the copper area immediately under the package. The top copper surface area is extended to additional copper area on the bottom of the board by five thermal vias placed inside the DAP land area.

With the 40°C/W thermal rating the LP38511MR-ADJ evaluation board will dissipate a maximum of 2.5W with T_A = 25°C.

Figure 5. Maximum Power Dissipation vs Ambient Temperature

Figure 6. DAP Connect to GND

7.1 Schematic Diagram

Figure 7. Evaluation Board Schematic

8 PCB Layout

Figure 8. Evaluation Board Component and Pin Layout

Figure 9. Top Side Copper Area

Figure 10. Bottom Side Copper Area

9   Bill of Materials

Table 2. Bill of Materials

ID	Name	Description	Manufacturer	Part Number
PCB	PCB	Printed Circuit Board	Texas Instruments	600173
U1	U1	LP38511	Texas Instruments	LP38511
C1	C_{IN}	Capacitor: 10 µF; ±10%; MLCC; 10V; X7R; 1210	AVX	1210ZC106KAT2A
C2	C_{OUT}	Capacitor: 10 µF;, ±10%; MLCC; 10V; X7R; 1210		1210ZC106KAT2A
C3	C_{FF}	Capacitor: 3300 pF;, ±10%; MLCC; 50V; X7R; 0805	KEMET	C0805C332K5RAC
J1	V_{EN}	Banana Jack : Insulated Solder Terminal; White	Johnson Components	108-0901-001
J2	V_{IN}	Banana Jack : Insulated Solder Terminal; Red		108-0902-001
J3	GND	Banana Jack : Insulated Solder Terminal; Black		108-0903-001
J4	V_{OUT}	Banana Jack : Insulated Solder Terminal; Orange		108-0906-001
R1	R1	Resistor: 1.40 kΩ, ±1%; Thick Film; 125 mW; ±100 ppm; 0805	VISHAY DALE	CRCW08051K40FK
R2	R2	Resistor: 1.00 kΩ, ±1%; Thick Film; 125 mW; ±100 ppm; 0805		CRCW08051K00FK
R3	R3	Resistor: 10.0 kΩ, ±1%; Thick Film; 125 mW; ±100 ppm; 0805		CRCW080510K0FK
TP1	TP_{EN}	Turret Terminal : Mounting Hole Diameter = 0.062"	Keystone	1593–2
TP2	TP_{IN}			
TP3	TP_{GND}			
TP4	TP_{OUT}			

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		