



Sample &

Buy







CSD19534KCS

SLPS530-JANUARY 2015

CSD19534KCS 100 V N-Channel NexFET™ Power MOSFET

Features 1


- Ultra-Low Q_a and Q_{ad}
- Low Thermal Resistance
- Avalanche Rated
- **Pb-Free Terminal Plating**
- **RoHS** Compliant
- Halogen Free
- **TO-220 Plastic Package**

Applications 2

- Secondary Side Synchronous Rectifier
- Motor Control

Description 3

This 100 V, 13.7 mΩ, TO-220 NexFET™ power MOSFET is designed to minimize losses in power conversion applications.



Product Summary

T _A = 25°	C	TYPICAL VA	UNIT		
V _{DS}	Drain-to-Source Voltage 100				
Qg	Gate Charge Total (10 V)	16.4	nC		
Q _{gd}	Gate Charge Gate-to-Drain	3.3	nC		
P	Drain-to-Source On-Resistance	$V_{GS} = 6 V$	16.3	mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V 13.7		mΩ	
V _{GS(th)}	Threshold Voltage	2.8			

Ordering Information⁽¹⁾


Device	Package	Media	Qty	Ship
CSD19534KCS	TO-220 Plastic Package	Tube	50	Tube

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings


		-	
T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
ID	Continuous Drain Current (Silicon limited), $T_{C} = 25^{\circ}C$	54	A
	Continuous Drain Current (Silicon limited), $T_{C} = 100^{\circ}C$	38	
I _{DM}	Pulsed Drain Current ⁽¹⁾	138	А
P_D	Power Dissipation	118	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 175	°C
E _{AS}	Avalanche Energy, single pulse I _D = 33 A, L = 0.1 mH, R _G = 25 Ω	54	mJ

(1) Max $R_{\theta JC} = 1.3^{\circ}C/W$, pulse duration $\leq 100 \ \mu s$, duty cycle $\leq 1\%$



R_{DS(on)} vs V_{GS}

Gate Charge



D007



Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications 3
	5.1	Electrical Characteristics 3
	5.2	Thermal Information 3

	5.3	Typical MOSFET Characteristics	4
6	Dev	ice and Documentation Support	7
	6.1	Trademarks	7
	6.2	Electrostatic Discharge Caution	7
	6.3	Glossary	7
7	Info	hanical, Packaging, and Orderable rmation KCS Package Dimensions	

4 Revision History

DATE	REVISION	NOTES		
January 2015	*	Initial release.		

5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS		L		
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	100		V
I _{DSS}	Drain-to-Source Leakage Current	$V_{GS} = 0 V, V_{DS} = 80 V$		1	μA
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 V, V_{GS} = 20 V$		100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2.4 2.8	3.4	V
D	Drain to Source On Registeres	$V_{GS} = 6 V, I_D = 30 A$	16.3	20.0	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V_{GS} = 10 V, I _D = 30 A	13.7	16.5	mΩ
g _{fs}	Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 30 \text{ A}$	80		S
DYNAMI	C CHARACTERISTICS				
C _{iss}	Input Capacitance		1290	1670	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 V, V_{DS} = 50 V, f = 1 MHz$	257	334	pF
C _{rss}	Reverse Transfer Capacitance		5.7	7.4	pF
R_{G}	Series Gate Resistance		1.1	2.2	Ω
Qg	Gate Charge Total (10 V)		17.1	22.2	nC
Q _{gd}	Gate Charge Gate-to-Drain		3.2		nC
Q _{gs}	Gate Charge Gate-to-Source	V _{DS} = 50 V, I _D = 30 A	5.1		nC
Q _{g(th)}	Gate Charge at V _{th}		3.3		nC
Q _{oss}	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$	44		nC
t _{d(on)}	Turn On Delay Time		6		ns
t _r	Rise Time	V _{DS} = 50 V, V _{GS} = 10 V,	2		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 30 \text{ A}, \text{ R}_{G} = 0 \Omega$	9		ns
t _f	Fall Time		1		ns
DIODE C	HARACTERISTICS		·		
V_{SD}	Diode Forward Voltage	$I_{SD} = 30 \text{ A}, V_{GS} = 0 \text{ V}$	0.9	1.1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 50 V, I _F = 30 A,	195		nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/µs	72		ns


5.2 Thermal Information

($T_A = 25^{\circ}C$ unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			1.3	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	°C/w

CSD19534KCS SLPS530-JANUARY 2015

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$







www.ti.com


INSTRUMENTS

Texas

4




Typical MOSFET Characteristics (continued)




Copyright © 2015, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)







6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.




7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



7.1 KCS Package Dimensions



NOTES: А. В. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area. Chamfer may or may not appear
 D. All lead dimensions apply before solder dip.
 E. The center lead is in electrical contact with the mounting tab.
- All lead dimensions apply before solder dip. The center lead is in electrical contact with the mounting tab.
- \bigtriangleup The chamfer is optional.
- Thermal pad contour optional within these dimensions.
- A Falls within JEDEC TO-220 variation AB, except minimum lead thickness, minimum exposed pad length, and maximum body length.

Pin Configuration								
Position	Designation							
Pin 1	Gate							
Pin 2 / Tab	Drain							
Pin 3	Source							

Pin	Conf	iguration



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD19534KCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS Exempt)	SN	N / A for Pkg Type	-55 to 175	CSD19534KCS	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated