

LP38512-ADJ 1.5A Fast-Transient Response Adjustable Low-Dropout Linear Voltage Regulator

Check for Samples: LP38512-ADJ

FEATURES

- 2.25V to 5.5V Input Voltage Range
- Adjustable Output Voltage Range of 0.5V to 4.5V
- 1.5A Output Load Current
- ±2.0% Accuracy over Line, Load, and Full-Temperature Range from -40°C to +125°C
- Stable with Tiny 10 µF Ceramic Capacitors
- Enable Pin
- Typically Less than 1µA of Ground Pin Current in when Enable Pin is Low
- 25dB of PSRR at 100 kHz
- Over-Temperature and Over-Current
 Protection
- 8-Pin SO PowerPad and 5-Pin PFM Surface Mount Packages


APPLICATIONS

- Digital Core ASICs, FPGAs, and DSPs
- Servers
- Routers and Switches
- Base Stations
- Storage Area Networks

DDR2 Memory DESCRIPTION


The LP38512-ADJ Fast-Transient Response Low-Dropout Voltage Regulator offers the highestperformance in meeting AC and DC accuracy requirements for powering Digital Cores. The LP38512-ADJ uses a proprietary control loop that enables extremely fast response to change in line conditions and load demands. Output Voltage DC accuracy is specified at 2.5% over line, load and full temperature range from -40°C to +125°C. The LP38512-ADJ is designed for inputs from the 2.5V, 3.3V, and 5.0V rail, is stable with 10 µF ceramic capacitors, and has an adjustable output voltage. The LP38512-ADJ provides excellent transient performance to meet the demand of high performance digital core ASICs, DSPs, and FPGAs found in highly-intensive applications such as servers, routers/switches, and base stations.

Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. SNVS546D - JANUARY 2009 - REVISED APRIL 2013

Connection Diagram







Figure 1. 5-Pin PFM, Top View See NDQ0005A Package



PIN DESCRIPTIONS FOR PFM PACKAGE

Pin #	Pin Name	Function
1	EN	Enable. Pull high to enable the output, low to disable the output. This pin has no internal bias and must be tied to the input voltage, or actively driven.
2	IN	Input Supply Pin
3	GND	Ground
4	OUT	Regulated Output Voltage Pin
5	ADJ	The feedback to the internal Error Amplifier to set the output voltage
DAP	DAP	The PFM DAP is used as a thermal connection to remove heat from the device to an external heat- sink in the form of the copper area on the printed circuit board. The DAP is physically connected to backside of the die, but is not internally connected to device ground. The DAP should be soldered to the Ground Plane copper.

PIN DESCRIPTIONS FOR SO PowerPad PACKAGE

Pin #	Pin Name	Function
1, 2	OUT	Regulated Output Voltage Pin. Pins share current and must be connected together.
3	ADJ	The feedback to the internal Error Amplifier to set the output voltage
4	N/C	No internal connection.
5	GND	Ground
6	EN	Enable. Pull high to enable the output, low to disable the output. This pin has no internal bias and must be tied to the input voltage, or actively driven.
7, 8	IN	Input Supply Pin. Pins share current and must be connected together.
DAP	DAP	TheSO PowerPad DAP connection is used as a thermal connection to remove heat from the device to an external heat-sink in the form of the copper area on the printed circuit board. The DAP is physically connected to backside of the die, but is not internally connected to device ground. The DAP should be soldered to the Ground Plane copper.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

NSTRUMENTS

EXAS

SNVS546D - JANUARY 2009-REVISED APRIL 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾

Storage Temperature Range		−65°C to +150°C
Soldaring Tomperature ⁽²⁾	PFM	260°C, 10s
Soldering Temperature ⁽²⁾	SO PowerPad	260°C, 10s
ESD Rating ⁽³⁾		±2 kV
Power Dissipation ⁽⁴⁾	Internally Limited	
Input Pin Voltage (Survival)	-0.3V to +6.0V	
Enable Pin Voltage (Survival)		-0.3V to +6.0V
Output Pin Voltage (Survival)		-0.3V to +6.0V
ADJ Pin Voltage (Survival)	-0.3V to +6.0V	
I _{OUT} (Survival)		Internally Limited

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and conditions, see the Electrical Characteristics.

(2) Refer to JEDEC J-STD-020C for surface mount device (SMD) package reflow profiles and conditions. Unless otherwise stated, the temperatures and times are for Sn-Pb (STD) only.

The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Test method is per JESD22-A114.

Device operation must be evaluated, and derated as needed, based on ambient temperature (T_A), power dissipation (P_D), maximum (4)allowable operating junction temperature ($T_{J(MAX)}$), and package thermal resistance (θ_{JA}). The typical θ_{JA} ratings given are worst case based on minimum land area on two-layer PCB (EIA/JESD51-3). See POWER DISSIPATION/HEAT-SINKING for details.

Operating Ratings⁽¹⁾

Input Supply Voltage, VIN	2.25V to 5.5V
Output Voltage, V _{OUT}	V _{ADJ} to 5V
Enable Input Voltage, V _{EN}	0.0V to 5.5V
Output Current (DC)	1 mA to 1.5A
Junction Temperature ⁽²⁾	-40°C to +125°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and conditions, see the Electrical Characteristics.

Device operation must be evaluated, and derated as needed, based on ambient temperature (T_{A}), power dissipation (P_{D}), maximum (2)allowable operating junction temperature ($T_{J(MAX)}$), and package thermal resistance (θ_{JA}). The typical θ_{JA} ratings given are worst case based on minimum land area on two-layer PCB (EIA/JESD51-3). See POWER DISSIPATION/HEAT-SINKING for details.

Electrical Characteristics

Unless otherwise specified: V_{IN} = 2.50V, V_{OUT} = V_{ADJ} , I_{OUT} = 10 mA, C_{IN} = 10 μ F, C_{OUT} = 10 μ F, V_{EN} = 2.0V. Limits in standard type are for T_J = 25°C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J= 25°C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{ADJ}	V _{ADJ} Accuracy ⁽¹⁾	$2.25V \le V_{IN} \le 5.5V$ 10 mA $\le I_{OUT} \le 1.5A$	495.0 490.0	500.	505.0 510.0	mV
I _{ADJ}	ADJ Pin Bias Current	$2.25 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V}$	-	1	-	nA
$\Delta V_{ADJ} / \Delta V_{IN}$	V _{ADJ} Line Regulation ⁽²⁾⁽¹⁾	$2.25 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V}$	-	0.03 0.06	-	%/V
ΔV _{ADJ} /ΔI _{OUT}	V _{ADJ} Load Regulation ⁽³⁾⁽¹⁾	10 mA ≤ I _{OUT} ≤ 1.5A	-	0.10 0.20	-	%/A
V _{DO}	Dropout Voltage ⁽⁴⁾	I _{OUT} = 1.5A	-	-	300	mV

(1) The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification.

Line regulation is defined as the change in V_{ADJ} from the nominal value due to change in the voltage at the input.

- (3)
- Load regulation is defined as the change in V_{ADJ} from the nominal value due to change in the load current at the output. Dropout voltage (V_{DO}) is typically defined as the input to output voltage differential ($V_{IN} V_{OUT}$) where the input voltage is low enough to (4) cause the output voltage to drop 2%. For the LP38512-ADJ, the minimum operating voltage of 2.25V is the limiting factor when the programed output voltage is less than typically 1.80V.

Copyright © 2009–2013, Texas Instruments Incorporated



Electrical Characteristics (continued)

Unless otherwise specified: V_{IN} = 2.50V, V_{OUT} = V_{ADJ} , I_{OUT} = 10 mA, C_{IN} = 10 µF, C_{OUT} = 10 µF, V_{EN} = 2.0V. Limits in standard type are for T_J = 25°C only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
I _{GND}	Ground Pin Current, Output	I _{OUT} = 10 mA	-	10	12 15	– mA		
	Enabled	I _{OUT} = 1.5A	-	10	12 14	ma		
	Ground Pin Current, Output Disabled	V _{EN} = 0.50V	-	60	100 110	μA		
I _{SC}	Short Circuit Current	V _{OUT} = 0V	-	2.8	-	А		
Enable Input								
V _{EN(ON)}	Enable ON Voltage Threshold	V_{EN} rising from < $V_{EN(OFF)}$ until V_{OUT} = ON	0.90 0.80	1.20	1.50 1.60	V		
V _{EN(OFF)}	Enable OFF Voltage Threshold	V_{EN} falling from > $V_{EN(ON)}$ until V_{OUT} = OFF	0.60 0.50	1.00	1.40 1.50	V		
V _{EN(HYS)}	Enable Voltage Hysteresis	V _{EN(ON)} - V _{EN(OFF)}	-	200	-	mV		
	Fachla Dia Ormani	$V_{EN} = V_{IN}$	-	1	-			
I _{EN}	Enable Pin Current	$V_{EN} = 0V$	-	-1	-	nA		
t _{d(OFF)}	Turn-off delay	Time from $V_{EN} < V_{EN(TH)}$ to $V_{OUT} = OFF$, $I_{LOAD} = 1.5A$	-	5	-			
t _{d(ON)}	Turn-on delay	lay Time from $V_{EN} > V_{EN(TH)}$ to $V_{OUT} = ON$, $I_{LOAD} = 1.5A$		5	-	– µs		
AC Parameter	rs							
DODD	Dinala Daiastian	V _{IN} = 2.5V f = 120Hz	-	73	-	٩Ŀ		
PSRR	Ripple Rejection	V _{IN} = 2.5V f = 1 kHz	-	70	-	- dB		
ρ _{n(l/f)}	Output Noise Density	f = 120Hz	-	0.4	-	µV/√Hz		
en	Output Noise Voltage	BW = 10Hz - 100kHz	-	25	-	μV _{RMS}		
Thermal Char	acteristics	· · · · · ·						
T _{SD}	Thermal Shutdown	T _J rising	-	165	-			
ΔT_{SD}	Thermal Shutdown Hysteresis	T _J falling from T _{SD}	-	10	-	°C		
0	Thermal Resistance	SO PowerPad	-	168	-			
θ_{J-A}	Junction to Ambient ⁽⁵⁾	PFM	-	67	-	°C/W		
٥	Thermal Resistance	SO PowerPad	-	11	-			
θ_{J-C}	Junction to Case	PFM	-	3	-	°C/W		

(5) Device operation must be evaluated, and derated as needed, based on ambient temperature (T_A), power dissipation (P_D), maximum allowable operating junction temperature (T_{J(MAX)}), and package thermal resistance (θ_{JA}).The typical θ_{JA} ratings given are worst case based on minimum land area on two-layer PCB (EIA/JESD51-3). See POWER DISSIPATION/HEAT-SINKING for details.





SNVS546D - JANUARY 2009 - REVISED APRIL 2013

www.ti.com

Typical Performance Characteristics

Unless otherwise specified: $T_J = 25^{\circ}C$, $V_{IN} = 2.50V$, $V_{OUT} = V_{ADJ}$, $V_{EN} = 2.0V$, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F, $I_{OUT} = 10 \ m$ A.






SNVS546D-JANUARY 2009-REVISED APRIL 2013

TEXAS INSTRUMENTS

www.ti.com



6


Copyright © 2009–2013, Texas Instruments Incorporated



SNVS546D - JANUARY 2009 - REVISED APRIL 2013

www.ti.com






SNVS546D – JANUARY 2009 – REVISED APRIL 2013



www.ti.com

Block Diagram





APPLICATION INFORMATION

EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

Input Capacitor

A ceramic input capacitor of at least 10 µF is required. For general usage across all load currents and operating conditions, a 10 µF ceramic input capacitor will provide satisfactory performance.

Output Capacitor

A ceramic capacitor with a minimum value of 10 μ F is required at the output pin for loop stability. It must be located less than 1 cm from the device and connected directly to the output and ground pin using traces which have no other currents flowing through them. As long as the minimum of 10 μ F ceramic is met, there is no limitation on any additional capacitance.

X7R and X5R dielectric ceramic capacitors are strongly recommended, as they typically maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

Z5U and Y5V dielectric ceramics are not recommended as the capacitance will drop severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

REVERSE VOLTAGE

A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when V_{IN} is abruptly taken low and C_{OUT} continues to hold a sufficient charge such that the input to output voltage becomes reversed. A less common condition is when an alternate voltage source is connected to the output.

There are two possible paths for current to flow from the output pin back to the input during a reverse voltage condition.

While V_{IN} is high enough to keep the control circuity alive, and the Enable pin is above the $V_{EN(ON)}$ threshold, the control circuitry will attempt to regulate the output voltage. Since the input voltage is less than the programmed output voltage, the control circuit will drive the gate of the pass element to the full on condition when the output voltage begins to fall. In this condition, reverse current will flow from the output pin to the input pin, limited only by the $R_{DS(ON)}$ of the pass element and the output to input voltage differential. Discharging an output capacitor up to 1000 µF in this manner will not damage the device as the current will rapidly decay. However, continuous reverse current should be avoided. When the Enable is low this condition will be prevented.

The internal PFET pass element in the LP38512-ADJ has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output voltage to input voltage differential is more than 500 mV (typical) the parasitic diode becomes forward biased and current flows from the output pin to the input pin through the diode. The current in the parasitic diode should be limited to less than 1A continuous and 5A peak.

If used in a dual-supply system where the regulator output load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommended for this protective clamp.

SHORT-CIRCUIT PROTECTION

The LP38512-ADJ is short circuit protected, and in the event of a peak over-current condition the short-circuit control loop will rapidly drive the output PMOS pass element off. Once the power pass element shuts down, the control loop will rapidly cycle the output on and off until the average power dissipation causes the thermal shutdown circuit to respond to servo the on/off cycling to a lower frequency. Please refer to the POWER DISSIPATION/HEAT-SINKING section for power dissipation calculations.

LP38512-ADJ

SETTING THE OUTPUT VOLTAGE

The output voltage is set using the external resistive divider R1 and R2. The output voltage is given by the formula:

 $V_{OUT} = V_{ADJ} \times (1 + (R1/R2))$

The resistors used for R1 and R2 should be high quality, tight tolerance, and with matching temperature coefficients. It is important to remember that, although the value of V_{ADJ} is specified, the final value of V_{OUT} is not. The use of low quality resistors for R1 and R2 can easily produce a V_{OUT} value that is unacceptable.

It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 1.00 k Ω . This is to reduce the possibility of any internal parasitic capacitances on the ADJ pin from creating an undesirable phase shift that may interfere with device stability.

 $((R1 \times R2) / (R1 + R2)) \le 1.00 \text{ k}\Omega$

FEED FORWARD CAPACITOR, C_{FF}

When using a ceramic capacitor for C_{OUT} , the typical ESR value will be too small to provide any meaningful positive phase compensation, F_z , to offset the internal negative phase shifts in the gain loop.

$$F_z = 1 / (2 \times \pi \times C_{OUT} \times ESR)$$

A capacitor placed across the gain resistor R1 will provide additional phase margin to improve load transient response of the device. This capacitor, C_{FF} , in parallel with R1, will form a zero in the loop response given by the formula:

$$F_{Z} = 1 / (2 \times \pi \times C_{FF} \times R1)$$

For optimum load transient response select C_{FF} so the zero frequency, F_Z, falls between 20 kHz and 40 kHz.

 $C_{FF} = 1 / (2 \times \pi \times R1 \times F_z)$

The phase lead provided by C_{FF} diminishes as the DC gain approaches unity, or V_{OUT} approaches V_{ADJ} . This is because C_{FF} also forms a pole with a frequency of:

 $F_{P} = 1 / (2 \times \pi \times C_{FF} \times (R1 || R2))$

It's important to note that at higher output voltages, where R1 is much larger than R2, the pole and zero are far apart in frequency. At lower output voltages the frequency of the pole and the zero mover closer together. The phase lead provided from C_{FF} diminishes quickly as the output voltage is reduced, and has no effect when $V_{OUT} = V_{ADJ}$. For this reason, relying on this compensation technique alone is adequate only for higher output voltages.

Table 1 lists some suggested, best fit, standard $\pm 1\%$ resistor values for R1 and R2, and a standard $\pm 10\%$ capacitor values for C_{FF}, for a range of V_{OUT} values. Other values of R1, R2, and C_{FF} are available that will give similar results.

Table 1.

V _{OUT}	R ₁	R ₂	C _{FF}	Fz
0.80V	1.07 kΩ	1.78 kΩ	4700 pF	31.6 kHz
1.00V	1.00 kΩ	1.00 kΩ	4700 pF	33.8 kHz
1.20V	1.40 kΩ	1.00 kΩ	3300 pF	34.4 kHz
1.50V	2.00 kΩ	1.00 kΩ	2700 pF	29.5 kHz
1.80V	2.94 kΩ	1.13 kΩ	1500 pF	36.1kHz
2.00V	1.02 kΩ	340Ω	4700 pF	33.2 kHz
2.50V	1.02 kΩ	255Ω	4700 pF	33.2 kHz
3.00V 1.00 kΩ		200Ω	4700 pF	33.8 kHz
3.30V	2.00 kΩ	357Ω	2700 pF	29.5 kHz

STRUMENTS

(1)

(2)

(4)

(5)

(3)

(6)

Copyright © 2009–2013, Texas Instruments Incorporated



(7)

Please refer to Application Note AN-1378 Method For Calculating Output Voltage Tolerances in Adjustable Regulators (SNVA112) for additional information on how resistor tolerances affect the calculated V_{OUT} value.

ENABLE OPERATION

The Enable ON threshold is typically 1.2V, and the OFF threshold is typically 1.0V. To ensure reliable operation the Enable pin voltage must rise above the maximum $V_{EN(ON)}$ threshold and must fall below the minimum $V_{EN(OFF)}$ threshold. The Enable threshold has typically 200mV of hysteresis to improve noise immunity.

The Enable pin (EN) has no internal pull-up or pull-down to establish a default condition and, as a result, this pin must be terminated either actively or passively.

If the Enable pin is driven from a single ended device (such as the collector of a discrete transistor) a pull-up resistor to V_{IN} , or a pull-down resistor to ground, will be required for proper operation. A 1 k Ω to 100 k Ω resistor can be used as the pull-up or pull-down resistor to establish default condition for the EN pin. The resistor value selected should be appropriate to swamp out any leakage in the external single ended device, as well as any stray capacitance.

If the Enable pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator output), the pull-up, or pull-down, resistor is not required.

If the application does not require the Enable function, the pin should be connected directly to the adjacent V_{IN} pin.

POWER DISSIPATION/HEAT-SINKING

A heat-sink may be required depending on the maximum power dissipation ($P_{D(MAX)}$), maximum ambient temperature ($T_{A(MAX)}$) of the application, and the thermal resistance (θ_{JA}) of the package. Under all possible conditions, the junction temperature (T_J) must be within the range specified in the Operating Ratings. The total power dissipation of the device is given by:

$$\mathsf{P}_{\mathsf{D}} = ((\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}) + ((\mathsf{V}_{\mathsf{IN}}) \times \mathsf{I}_{\mathsf{GND}})$$

where I_{GND} is the operating ground current of the device (specified under Electrical Characteristics).

The maximum allowable junction temperature rise (ΔT_J) depends on the maximum expected ambient temperature ($T_{A(MAX)}$) of the application, and the maximum allowable junction temperature ($T_{J(MAX)}$):

$$\Delta T_{\rm J} = T_{\rm J(MAX)} - T_{\rm A(MAX)} \tag{8}$$

The maximum allowable value for junction to ambient Thermal Resistance, θ_{JA} , can be calculated using the formula:

$$\theta_{JA} = \Delta T_J / P_{D(MAX)}$$
(9)

LP38512-ADJ is available in PFM and SO PowerPad surface mount packages. For a comparison of the PFM package to the standard TO-263 package see Application Note *AN-1797 PFM Package* (SNVA328). The θ_{JA} thermal resistance depends on amount of copper area, or heat sink, attached to the DAP, and on air flow. See Application Note *AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Packages* (SNVA183) for guidelines.

Heat-Sinking the PFM Package

The DAP of the PFM package is soldered to the copper plane for heat sinking. The PFM package has a θ_{JA} rating of 67°C/W, and a θ_{JC} rating of 2°C/W. The θ_{JA} rating of 67°C/W includes the device DAP soldered to an area of 0.055 square inches (0.22 in x 0.25 in) of 1 ounce copper on a two sided PCB, with no airflow. See JEDEC standard EIA/JESD51-3 for more information.

Figure 21 shows a curve for the θ_{JA} of PFM package for different thermal via counts under the exposed DAP, using a four layer PCB for heat sinking. The thermal vias connect the copper area directly under the exposed DAP to the first internal copper plane only. See JEDEC standards EIA/JESD51-5 and EIA/JESD51-7 for more information.



SNVS546D-JANUARY 2009-REVISED APRIL 2013

www.ti.com




Figure 21. θ_{JA} vs Thermal Via Count for the PFM Package on 4–Layer PCB

Figure 22 shows the thermal performance when the Thin TO-263 is mounted to a two layer PCB where the copper area is predominately directly under the exposed DAP.As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement.




Figure 22. θ_{JA} vs Copper Area for the PFM Package

Heat-Sinking The SO PowerPad Package

The DAP of the SO PowerPad package is soldered to the copper plane for heat sinking. The LP38512MR package has a θ_{JA} rating of 168°C/W, and a θ_{JC} rating of 11°C/W. The θ_{JA} rating of 168°C/W includes the device DAP soldered to an area of 0.008 square inches (0.09 in x 0.09 in) of 1 ounce copper on a two sided PCB, with no airflow. See JEDEC standard EIA/JESD51-3 for more information.

Figure 23 shows a curve for different thermal via counts under the exposed DAP, using a four layer PCB for heat sinking. The thermal vias connect the copper area directly under the exposed DAP to the first internal copper plane only. See JEDEC standards EIA/JESD51-5 and EIA/JESD51-7 for more information.



SNVS546D - JANUARY 2009 - REVISED APRIL 2013




Figure 23. θ_{JA} vs Thermal Via Count for the SO PowerPad Package on 2–Layer PCB with Copper Area on Bottom-Side

Figure 24 shows thermal performance for a two layer board using thermal vias to a copper area on the bottom of the PCB. The copper area on the top of the PCB, which is soldered to the exposed DAP, is 0.10in x 0.20in, which is approximately the same dimensions as the body of the SO PowerPad package. The copper area on the bottom of the PCB is a square area and is centered directly under the SO PowerPad package.





Figure 24. θ_{JA} vs Thermal Via Count for the SO PowerPad Package on 2–Layer PCB with Copper Area on Bottom-Side

Figure 25 shows thermal performance for a two layer board with the DAP soldered to copper area on the of the PCB only. Increasing the copper area soldered to the DAP to 1 square inch of 1 ounce copper, using a dog-bone type layout, will produce a typical θ_{JA} rating of 98°C/W.





SNVS546D-JANUARY 2009-REVISED APRIL 2013



www.ti.com



SNVS546D – JANUARY 2009 – REVISED APRIL 2013

REVISION HISTORY

Cł	hanges from Revision C (April 2013) to Revision D P	age
•	Changed layout of National Data Sheet to TI format	13



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP38512MR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	L38512 -ADJ	Samples
LP38512MRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	L38512 -ADJ	Samples
LP38512TJ-ADJ/NOPB	ACTIVE	TO-263	NDQ	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LP38512 TJ-ADJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP38512MRX-ADJ/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LP38512TJ-ADJ/NOPB	TO-263	NDQ	5	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


29-May-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP38512MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LP38512TJ-ADJ/NOPB	TO-263	NDQ	5	1000	367.0	367.0	35.0

NDQ0005A






DDA0008A



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.




DDA0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site. 7.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 8.
- Size of metal pad may vary due to creepage requirement.
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DDA0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated