


QUAD PRECISION OPERATIONAL AMPLIFIER

FEATURES

- Single-Supply Operation: Input Voltage Range Extends to Ground, and Output Swings to Ground While Sinking Current
- Input Offset Voltage 300 mV Max at 25°C
- Offset Voltage Temperature Coefficient 2.5 μV/°C Max
- Input Offset Current 1.5 nA Max at 25°C
- High Gain 1.2 V/ μ V Min (R_L = 2 k Ω), 0.5 V/ μ V Min (R_L = 600 Ω)
- Low Supply Current 2.2 mA Max at 25°C
- Low Peak-to-Peak Noise Voltage 0.55 μV Typ
- Low Current Noise 0.07 pA/√Hz Typ

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
 Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Additional temperature ranges are available - contact factory

DESCRIPTION

The LT1014D is a quad precision operational amplifier with 14-pin industry-standard configuration. It features low offset-voltage temperature coefficient, high gain, low supply current, and low noise.

The LT1014D can be operated with both dual ±15-V and single 5-V power supplies. The common-mode input voltage range includes ground, and the output voltage can also swing to within a few milivolts of ground. Crossover distortion is eliminated.

ORDERING INFORMATION(1)

T _A	PAC	KAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	SIOC-DW	Reel of 2000	LT1014DMDWREP	LT1014DMEP

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCHEMATIC (EACH AMPLIFIER)



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CC}	supply voltage (2)		-22	22	V
	Differential input voltage ⁽³⁾		-30	30	V
VI	Input voltage range (any input) ⁽²⁾		V _{CC-} – 5	V _{CC+}	V
	Duration of short-circuit current ⁽⁴⁾	T _A ≤ 25°C	Un	limited	
	Continuous total power dissipation		See Dissipati	on Ratings	s Table
T_A	Operating temperature range		– 55	125	°C
T _{stg}	Storage temperature range		-65	150	°C
	Lead temperature 1,6 mm, at distance 1/16 inch from case for	r 10s		260	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
- (3) Differential voltages are at the noninverting input with respect to the inverting input.
- (4) The output may be shorted to either supply.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°c POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 105°C POWER RATING	T _A = 125°C POWER RATING
DW	1025 mV	8.2 mW/°C	656 mW	369 mW	205 mW

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = 0$, $V_O = 1.4 \text{ V}$, $V_{IC} = 0$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT	
		B _ 50 O	25°C		90	450		
V_{IO}	Input offset voltage	$R_S = 50 \Omega$	Full range		400	1500	μV	
		$R_S = 50 \Omega, V_{IC} = 0.1 V$	125°C		200	750		
	Input offset surrent		25°C		0.2	2	nA	
I _{IO}	Input offset current		Full range			10	ΠA	
I _{IB} Input bias current		25°C		-15	-50	nA		
IB	input bias current		Full range			-120	ΠA	
Common-mode input voltage		25°C	0 to 3.5	-0.3 to 3.8		V		
V_{ICR}	range		Full range	0.1 to 3			\ \ \	
		Output low, no load	25°C		15	25		
		Ouput low, $R_1 = 600 \Omega$ to GND	25°C		5	10	mV	
		Output low, $R_L = 600 \Omega$ to GND	Full range			18	IIIV	
V_{OM}	Maximum peak output voltage swing	Output low, I _{SINK} = 1 mA	25°C		220	350		
	rollago omilig	Output high, no load	25°C	4	4.4			
		Output high	25°C	3.4	4		V	
		$R_L = 600 \Omega$ to GND	Full range	3.1				
A _{VD}	Large-signal differential voltage amplification	V_O = 5 mV to 4 V, R_L = 500 Ω	25°C		1		V/µV	
	Cupply ourrant per amplifier		25°C		0.3	0.5	mA	
I _{CC}	Supply current per amplifier		Full range			0.65	IIIA	

⁽¹⁾ Full range is -55°C to 125°C.

SLOS609-DECEMBER 2008



OPERATING CHARACTERISTICS

over operating free-air temperature range, $V_{CC\pm} = 15 \text{ V}$, $V_{IC} = 0$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate		0.2	0.4		V/μs
V	Faulty cleant input poins yellogs	f = 10 Hz		24		nV/√Hz
V _n	Equivalent input noise voltage	f = 1kHz		22		IIV/ VIIZ
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.55		μV
In	Equivalent input noise current	f = 10 Hz		0.07		pA/√Hz

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE		
V _{IO}	Input offset voltage vs balanced source	resistance	Figure 2		
V_{IO}	Input offset voltage vs free-air temperat	ure	Figure 3		
ΔV_{IO}	Warm-up change in input offset voltage	Figure 4			
I _{IO}	Input offset current vs Input offset curre	Figure 5			
I _{IB}	Input bias current vs free-air temperatu	re	Figure 6		
V _{IC}	Common-mode input voltage vs input b	Figure 7			
٨	Differential voltage amplification	vs load resistance	Figure 8 Figure 9		
A_{VD}	Differential voltage amplification	vs frequency	Figure 10 Figure 11		
	Channel separation vs frequency		Figure 12		
	Output saturation voltage vs free-air ter	nperature	Figure 13		
CMRR	Common-mode rejection ratio vs freque	ency	Figure 14		
k _{SVR}	Supply-voltage rejection ratio vs freque	ncy	Figure 15		
I _{CC}	Supply current vs free-air temperature		Figure 16		
Ios	Short-circuit output current vs elapsed t	ime	Figure 17		
V _n	Equivalent input noise voltage vs freque	ency	Figure 18		
In	Equivalent input noise current vs freque	ency	Figure 18		
V _{N(PP)}	Peak-to-peak input noise voltage vs tim	e	Figure 19		
. ,	Pulse response (small signal) vs time		Figure 20 Figure 22		
	Pulse response (large signal) vs time	Figure 21 Figure 23 Figure 24			
	Phase shift vs frequency		Figure 10		






Figure 2.

WARM-UP CHANGE IN INPUT OFFSET VOLTAGE




Figure 4.

INPUT OFFSET VOLTAGE OF REPRESENTATIVE UNITS




Figure 3.

INPUT OFFSET CURRENT vs





Figure 5.





DIFFERENTIAL VOLTAGE AMPLIFICATION




Figure 8.

COMMON-MODE INPUT VOLTAGE





Figure 7.

DIFFERENTIAL VOLTAGE AMPLIFICATION





DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 10.

CHANNEL SEPARATION




Figure 12.

DIFFERENTIAL VOLTAGE AMPLIFICATION




Figure 11.

OUTPUT SATURATION VOLTAGE




Figure 13.







Figure 14.



SUPPLY-VOLTAGE REJECTION RATIO




Figure 15.

SHORT-CIRCUIT OUTPUT CURRENT




Figure 17.



www.ti.com

EQUIVALENT INPUT NOISE VOLTAGE AND EQUIVALENT INPUT NOISE CURRENT




Figure 18.

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE






Figure 20.

PEAK-TO-PEAK INPUT NOISE VOLTAGE OVER A 10-SECOND PERIOD



VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE





VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE




Figure 22.

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 23.

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 24.

APPLICATION INFORMATION

SINGLE-SUPPLY OPERATION

The LT1014D is fully specified for single-supply operation ($V_{CC-} = 0$). The common-mode input voltage range includes ground, and the output swings within a few millivolts of ground.


Furthermore, the LT1014D has specific circuitry that addresses the difficulties of single-supply operation, both at the input and at the output. At the input, the driving signal can fall below 0 V, either inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, the LT1014D is designed to deal with the following two problems that can occur:


- 1. On many other operational amplifiers, when the input is more than a diode drop below ground, unlimited current flows from the substrate (V_{CC} terminal) to the input, which can destroy the unit. On the LT1014D, the $400-\Omega$ resistors in series with the input (see schematic) protect the device even when the input is 5 V below ground.
- 2. When the input is more than 400 mV below ground (at $T_A = 25$ °C), the input stage of similar type operational amplifiers saturates, and phase reversal occurs at the output. This can cause lockup in servo systems. Because of unique phase-reversal protection circuitry (Q21, Q22, Q27, and Q28), the LT1014D outputs do not reverse, even when the inputs are at -1.5 V (see Figure 25).

However, this phase-reversal protection circuitry does not function when the other operational amplifier on the LT1014D is driven hard into negative saturation at the output. Phase-reversal protection does not work on an amplifier:

- When 4's output is in negative saturation (the outputs of 2 and 3 have no effect)
- When 3's output is in negative saturation (the outputs of 1 and 4 have no effect)
- When 2's output is in negative saturation (the outputs of 1 and 4 have no effect)
- When 1's output is in negative saturation (the outputs of 2 and 3 have no effect)

At the output, other single-supply designs either cannot swing to within 600 mV of ground or cannot sink more than a few microproamperes while swinging to ground. The all-npn output stage of the LT1014D maintains its low output resistance and high gain characteristics until the output is saturated. In dual-supply operations, the output stage is free of crossover distortion.








Figure 25. Voltage-Follower Response
With Input Exceeding the Negative Common-Mode Input Voltage Range

SLOS609-DECEMBER 2008 www.ti.com

TEXAS INSTRUMENTS

COMPARATOR APPLICATIONS

The single-supply operation of the LT1014D can be used as a precision comparator with TTL-compatible output. In systems using both operational amplifiers and comparators, the LT1014D can perform multiple duties (see Figure 26 and Figure 27).




Figure 26. Low-to-High-Level Output Response for Various Input Overdrives




Figure 27. High-to-Low-Level Output Response for Various Input Overdrives

LOW-SUPPLY OPERATION

The minimum supply voltage for proper operation of the LT1014D is 3.4 V (three Ni-Cad batteries). Typical supply current at this voltage is 290 μA; therefore, power dissipation is only 1 mW per amplifier.

OFFSET VOLTAGE AND NOISE TESTING

Figure 31shows the test circuit for measuring input offset voltage and its temperature coefficient. This circuit with supply voltages increased to ±20 V is also used as the burn-in configuration.

The peak-to-peak equivalent input noise voltage of the LT1014D is measured using the test circuit shown in Figure 28. The frequency response of the noise tester indicates that the 0.1-Hz corner is defined by only one zero. The test time to measure 0.1-Hz to 10-Hz noise should not exceed 10 seconds, as this time limit acts as an additional zero to eliminate noise contribution from the frequency band below 0.1 Hz.

An input noise-voltage test is recommended when measuring the noise of a large number of units. A 10-Hz input noise-voltage measurement correlates well with a 0.1-Hz peak-to-peak noise reading because both results are determined by the white noise and the location of the 1/f corner frequency.

Noise current is measured by the circuit and formula shown in Figure 29. The noise of the source resistors is subtracted.



www.ti.com

0.1 μF

100 kΩ

+ LT1014

4.3 kΩ

AVD = 50,000

100 kΩ

100 kΩ

100 kΩ

100 kΩ

100 kΩ

1100 kΩ


1100 kΩ

1100 kΩ

1100 kΩ

NOTE A: All capacitor values are for nonpolarized capacitors only.


Figure 28. 0.1-Hz to 10-Hz Peak-to-Peak Noise Test Circuit



 $0.1 \mu F$

† Metal-film resistor

Figure 29. Noise-Current Test Circuit and Formula




NOTE A: Resistors must have low thermoelectric potential.

Figure 30. Test Circuit for V_{IO} and $\alpha \text{V}_{\text{IO}}$

SLOS609-DECEMBER 2008 www.ti.com





 $^{^{\}dagger}$ 1% film resistor. Match 10-kΩ resistors 0.05%.

Figure 31. 5-V Powered, 4-mA to 20-mA Current-Loop Transmitter With 12-Bit Accuracy

[‡] T1 = PICO-31080






Figure 32. Fully Floating Modification to 4-mA to 20-mA Current-Loop Transmitter With 8-Bit Accuracy



NOTE A: V_{IO} = 150 μ V, A_{VD} = (R1/R2) + 1, CMRR = 120 dB, V_{ICR} = 0 to 5 V

Figure 33. 5-V Single-Supply Dual Instrumentation Amplifier





 $^{^{\}dagger}$ 1% film resistor Match 10-k $\!\Omega$ resistors 0.05%.

NOTE A: $A_{VD} = (400,000/RG) + 1$

Figure 34. 5-V Powered Precision Instrumentation Amplifier

[‡] For high source impedances, use 2N2222 as diodes (with collector connected to base).



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LT1014DMDWREP	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LT1014DMEP	Samples
V62/09614-01XE	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LT1014DMEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF LT1014D-EP:

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LT1014DMDWREP	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 12-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LT1014DMDWREP	SOIC	DW	16	2000	350.0	350.0	43.0	

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated