

SNx4AHC16244 16-Bit Buffers/Drivers With 3-State Outputs

1 Features

- Members of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

2 Applications

- Motor Drives
- Wireless Infrastructures
- Health and Fitness Wearables
- Telecom Infrastructures
- Electronic Points of Sale

3 Description

The SNx4AHC16244 devices are 16-bit buffers and line drivers designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SNx4AHC16244	SSOP (48)	15.80 mm x 7.50 mm
	TSSOP (48)	12.50 mm 6.10 mm
	TVSOP (48)	9.70 mm 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic




Table of Contents

1 Features	1	9 Detailed Description	10
2 Applications	1	9.1 Overview	10
3 Description	1	9.2 Functional Block Diagram	10
4 Simplified Schematic	1	9.3 Feature Description	11
5 Revision History	2	9.4 Device Functional Modes	11
6 Pin Configuration and Functions	3	10 Application and Implementation	12
7 Specifications	5	10.1 Application Information	12
7.1 Absolute Maximum Ratings	5	10.2 Typical Application	12
7.2 Handling Ratings	5	11 Power Supply Recommendations	13
7.3 Recommended Operating Conditions	5	12 Layout	13
7.4 Thermal Information	6	12.1 Layout Guidelines	13
7.5 Electrical Characteristics	6	12.2 Layout Example	13
7.6 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	7	13 Device and Documentation Support	14
7.7 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	7	13.1 Related Links	14
7.8 Noise Characteristics	7	13.2 Trademarks	14
7.9 Operating Characteristics	8	13.3 Electrostatic Discharge Caution	14
7.10 Typical Characteristics	8	13.4 Glossary	14
8 Parameter Measurement Information	9	14 Mechanical, Packaging, and Orderable Information	14

5 Revision History


Changes from Revision G (January 2000) to Revision H

Page

• Updated document to new TI data sheet format	1
• Deleted Ordering Information table	1
• Added Applications	1
• Added Pin Functions table	3
• Added Pin Functions table	4
• Added Handling Ratings table	5
• Changed MAX operating temperature to 125°C in Recommended Operating Conditions table	5
• Added Thermal Information table	6
• Added –40°C to 125°C range for SN74AHC16244 in Electrical Characteristics table	6
• Added $T_A = -40^\circ\text{C}$ to 125°C for SN74AHC16244 in both Switching Characteristics tables	7
• Added Typical Characteristics	8
• Added Detailed Description section	10
• Added Application and Implementation section	12
• Added Power Supply Recommendations and Layout sections	13

6 Pin Configuration and Functions

SN54AHC16244 . . . WD PACKAGE
SN74AHC16244 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	1 \overline{OE}	I	Output Enable 1
2	1Y1	O	1Y1 Output
3	1Y2	O	1Y2 Output
4	GND	—	Ground Pin
5	1Y3	O	1Y3 Output
6	1Y4	O	1Y4 Output
7	V _{CC}	—	Power Pin
8	2Y1	O	2Y1 Output
9	2Y2	O	2Y2 Output
10	GND	—	Ground Pin
11	2Y3	O	2Y3 Output
12	2Y4	O	2Y4 Output
13	3Y1	O	3Y1 Output
14	3Y2	O	3Y2 Output
15	GND	—	Ground Pin
16	3Y3	O	3Y3 Output
17	3Y4	O	3Y4 Output
18	V _{CC}	—	Power Pin

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NO.	NAME		
19	4Y1	O	4Y1 Output
20	4Y2	O	4Y2 Output
21	GND	—	Ground Pin
22	4Y3	O	4Y3 Output
23	4Y4	O	4Y4 Output
24	$\overline{4OE}$	I	Output Enable 4
25	$\overline{3OE}$	I	Output Enable 3
26	4A4	I	4A4 Input
27	4A3	I	4A3 Input
28	GND	—	Ground Pin
29	4A2	I	4A2 Input
30	4A1	I	4A1 Input
31	V _{CC}	—	Power Pin
32	3A4	I	3A4 Input
33	3A3	I	3A3 Input
34	GND	—	Ground Pin
35	3A2	I	3A2 Input
36	3A1	I	3A1 Input
37	2A4	I	2A4 Input
38	2A3	I	2A3 Input
39	GND	—	Ground Pin
40	2A2	I	2A2 Input
41	2A1	I	2A1 Input
42	V _{CC}	—	Power Pin
43	1A4	I	1A4 Input
44	1A3	I	1A3 Input
45	GND	—	Ground Pin
46	1A2	I	1A2 Input
47	1A1	I	1A1 Input
48	$\overline{2OE}$	I	Output Enable 2

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	-0.5	7	V
V_I	Input voltage range ⁽²⁾	-0.5	7	V
V_O	Output voltage range ⁽²⁾	-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	$V_I < 0$	-20	mA
I_{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$	±20	mA
I_O	Continuous output current	$V_O = 0$ to V_{CC}	±25	mA
Continuous current through V_{CC} or GND			±75	mA

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 Handling Ratings

		MIN	MAX	UNIT
T_{stg}	Storage temperature range	-65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		V
		0	2000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		SN54AHC16244 ⁽²⁾		SN74AHC16244		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2	5.5	2	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$	1.5	1.5		V
		$V_{CC} = 3\text{ V}$	2.1	2.1		
		$V_{CC} = 5.5\text{ V}$	3.85	3.85		
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$		0.5	0.5	V
		$V_{CC} = 3\text{ V}$		0.9	0.9	
		$V_{CC} = 5.5\text{ V}$		1.65	1.65	
V_I	Input voltage	0	5.5	0	5.5	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2\text{ V}$		-50	-50	µA
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		-4	-4	mA
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		-8	-8	
I_{OL}	Low-level output current	$V_{CC} = 2\text{ V}$		50	50	µA
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		4	4	mA
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		8	8	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		100	100	ns/V
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		20	20	
T_A	Operating free-air temperature	-55	125	-40	125	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs (SCBA004)*.
- (2) Product Preview

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AHC16244			UNIT
		DGV	DL	DGG	
		48 PINS	48 PINS	48 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	83.5	64.6	72.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	35.7	34.5	26.8	
R _{θJB}	Junction-to-board thermal resistance	46.6	36.4	39.4	
ψ _{JT}	Junction-to-top characterization parameter	4.3	11.1	2.6	
ψ _{JB}	Junction-to-board characterization parameter	46.0	36.1	39.1	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54AHC16244 ⁽¹⁾		SN74AHC16244		–40°C to 125°C SN74AHC16244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = –50 μA	2 V	1.9	2	1.9	1.9	1.9	1.9	1.9	V		
		3 V	2.9	3	2.9	2.9	2.9	2.9				
		4.5 V	4.4	4.5	4.4	4.4	4.4	4.4				
	I _{OH} = –4 mA	3 V	2.58		2.48	2.48	2.48	2.48				
	I _{OH} = –8 mA	4.5 V	3.94		3.8	3.8	3.8	3.8				
V _{OL}	I _{OL} = 50 μA	2 V		0.1	0.1	0.1	0.1	0.1	0.1	V		
		3 V		0.1	0.1	0.1	0.1	0.1				
		4.5 V		0.1	0.1	0.1	0.1	0.1				
	I _{OL} = 4 mA	3 V		0.36	0.5	0.44	0.44	0.44				
	I _{OL} = 8 mA	4.5 V		0.36	0.5	0.44	0.44	0.44				
I _I	V _I = V _{CC} or GND	0 V to 5.5 V		±0.1	±1 ⁽²⁾	±1	±1	±1	μA			
I _{OZ}	V _O = V _{CC} or GND	5.5 V		±0.25	±2.5	±2.5	±2.5	±2.5	μA			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		4	40	40	40	40	μA			
C _i	V _I = V _{CC} or GND	5 V		2	10	10	10	10	pF			
C _o	V _O = V _{CC} or GND	5 V		3.5					pF			

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

7.6 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 3](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54AHC16244 ⁽¹⁾		SN74AHC16244		$T_A = -40^\circ\text{C to } 125^\circ\text{C}$ SN74AHC16244		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	$C_L = 15\text{ pF}$	5.8 ⁽²⁾	8.4 ⁽²⁾	1 ⁽²⁾	10 ⁽²⁾	1	10	1	11	ns	
t_{PHL}				5.8 ⁽²⁾	8.4 ⁽²⁾	1 ⁽²⁾	10 ⁽²⁾	1	10	1	11		
t_{PZH}	\overline{OE}	Y	$C_L = 15\text{ pF}$	6.6 ⁽²⁾	10.6 ⁽²⁾	1 ⁽²⁾	12.5 ⁽²⁾	1	12.5	1	13.5	ns	
t_{PZL}				6.6 ⁽²⁾	10.6 ⁽²⁾	1 ⁽²⁾	12.5 ⁽²⁾	1	12.5	1	13.5		
t_{PHZ}	\overline{OE}	Y	$C_L = 15\text{ pF}$	5 ⁽²⁾	11.5 ⁽²⁾	1 ⁽²⁾	12.5 ⁽²⁾	1	12.5	1	13.5	ns	
t_{PLZ}				5 ⁽²⁾	11.5 ⁽²⁾	1 ⁽²⁾	12.5 ⁽²⁾	1	12.5	1	13.5		
t_{PLH}	A	Y	$C_L = 50\text{ pF}$	8.3	11.9	1	13.5	1	13.5	1	14.5	ns	
t_{PHL}				8.3	11.9	1	13.5	1	13.5	1	14.5		
t_{PZH}	\overline{OE}	Y	$C_L = 50\text{ pF}$	9.1	14.1	1	16	1	16	1	17	ns	
t_{PZL}				9.1	14.1	1	16	1	16	1	17		
t_{PHZ}	\overline{OE}	Y	$C_L = 50\text{ pF}$	10.3	14	1	16	1	16	1	17	ns	
t_{PLZ}				10.3	14	1	16	1	16	1	17		
$t_{sk(o)}$			$C_L = 50\text{ pF}$		1.5 ⁽³⁾				1.5		1.5	ns	

- (1) Product Preview
- (2) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (3) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.7 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 3](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54AHC16244 ⁽¹⁾		SN74AHC16244		$T_A = -40^\circ\text{C to } 125^\circ\text{C}$ SN74AHC16244		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	$C_L = 15\text{ pF}$	3.9 ⁽²⁾	6 ⁽²⁾	1 ⁽²⁾	7 ⁽²⁾	1	6.5	1	7	ns	
t_{PHL}				3.9 ⁽²⁾	6 ⁽²⁾	1 ⁽²⁾	7 ⁽²⁾	1	6.5	1	7		
t_{PZH}	\overline{OE}	Y	$C_L = 15\text{ pF}$	4.7 ⁽²⁾	7.3 ⁽²⁾	1 ⁽²⁾	8.5 ⁽²⁾	1	8.5	1	9.5	ns	
t_{PZL}				4.7 ⁽²⁾	7.3 ⁽²⁾	1 ⁽²⁾	8.5 ⁽²⁾	1	8.5	1	9.5		
t_{PHZ}	\overline{OE}	Y	$C_L = 15\text{ pF}$	5 ⁽²⁾	7.2 ⁽²⁾	1 ⁽²⁾	8.5 ⁽²⁾	1	8.5	1	9	ns	
t_{PLZ}				5 ⁽²⁾	7.2 ⁽²⁾	1 ⁽²⁾	8.5 ⁽²⁾	1	8.5	1	9		
t_{PLH}	A	Y	$C_L = 50\text{ pF}$	5.4	8	1	9	1	8.5	1	9	ns	
t_{PHL}				5.4	8	1	9	1	8.5	1	9		
t_{PZH}	\overline{OE}	Y	$C_L = 50\text{ pF}$	6.2	9.3	1	10.5	1	10.5	1	11.5	ns	
t_{PZL}				6.2	9.3	1	10.5	1	10.5	1	11.5		
t_{PHZ}	\overline{OE}	Y	$C_L = 50\text{ pF}$	6.7	9.2	1	10.5	1	10.5	1	11	ns	
t_{PLZ}				6.7	9.2	1	10.5	1	10.5	1	11		
$t_{sk(o)}$			$C_L = 50\text{ pF}$		1 ⁽³⁾				1		1	ns	

- (1) Product Preview
- (2) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (3) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.8 Noise Characteristics

 $V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ ⁽¹⁾

PARAMETER		SN74AHC16244			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.5	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}		-0.2	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		4.8		V
$V_{IH(D)}$	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V



- (1) Characteristics are for surface-mount packages only.

7.9 Operating Characteristics


$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	No load, $f = 1\text{ MHz}$	10.5	pF

7.10 Typical Characteristics




8 Parameter Measurement Information




LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS


LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

The SNx4AHC16244 devices are 16-bit buffers and line drivers designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. They provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. The SN54AHC16244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74AHC16244 is characterized for operation from -40°C to 85°C .

9.2 Functional Block Diagram





Figure 4. Logic Diagram (Positive Logic)

Functional Block Diagram (continued)



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 5. Logic Symbol

9.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down voltage translation
 - Inputs accept voltages up to 5.5 V
- Slows edges rates, minimizing output ringing

9.4 Device Functional Modes

Table 1. Function Table
(Each 4-bit Buffer/Driver)

INPUTS		OUTPUT Y
\overline{OE}	A	
L	H	H
L	L	L
H	X	High-Z

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74AHC16244 is a low-drive CMOS device that can be used for a multitude of applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes it ideal for translating down to the V_{CC} level.

Figure 6 shows the reduction in ringing compared to higher-drive parts, such as AC.

10.2 Typical Application




Figure 6. Application Diagram

10.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

1. Recommended input conditions:
 - For rise time and fall time specifications, see ($\Delta t/\Delta V$) in the [Recommended Operating Conditions](#) table.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in the [Recommended Operating Conditions](#) table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
2. Recommend output conditions:
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC} .

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the [Recommended Operating Conditions](#).


Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μF capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μF or 0.022 μF capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μF and 1.0 μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in [Figure 8](#) are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC16244	Click here	Click here	Click here	Click here	Click here
SN74AHC16244	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74AHC16244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HE244	Samples
SN74AHC16244DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHC16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHC16244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AHC16244DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AHC16244DLR	SSOP	DL	48	1000	367.0	367.0	55.0

MECHANICAL DATA

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.