



TPS79101-EP, TPS79118-EP TPS79133-EP, TPS79147-EP

SGLS161A-APRIL 2003-REVISED JUNE 2008

# ULTRALOW NOISE, HIGH PSRR, FAST RF, 100-mA LOW-DROPOUT LINEAR REGULATORS

#### **FEATURES**

www.ti.com

- 100-mA Low-Dropout Regulator With EN
- Available in 1.8-V, 3.3-V, 4.7-V, and Adjustable Versions
- High PSRR (70 dB at 10 kHz)
- Ultralow Noise (15 μV<sub>RMS</sub>)
- Fast Start-Up Time (63 μs)
- Stable With Any 1-μF Ceramic Capacitor
- Excellent Load/Line Transient
- Very Low Dropout Voltage (38 mV at Full Load, TPS79147)
- 5-Pin SOT23 (DBV) Package
- TPS792xx Provides EN Options

#### **APPLICATIONS**

- VCOs
- RF
- Bluetooth™, Wireless LAN

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C)
   Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- (1) Custom temperature ranges available

## **DESCRIPTION**

The TPS791xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23, package. Each device in the family is stable, with a small 1-μF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 38 mV at 100 mA, TPS79147). Each device achieves fast start-up times (approximately 63 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 μA. The TPS79118 exhibits approximately 15 μV<sub>RMS</sub> of output voltage noise with a 0.1-μF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high-PSRR and low-noise features as well as the fast response time.

# ORDERING INFORMATION(1)

TJ	OUTPUT VOLTAGE	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	1.2 to 5.5 V			TPS79101DBVREP	PEUE
-40°C to 125°C	1.8 V	COT22 (DDV)	Reel of 3000	TPS79118DBVREP	PERE
-40°C to 125°C	3.3 V	SOT23 (DBV)		TPS79133DBVREP	PESE
	4.7 V			TPS79147DBVREP	PETE
–55°C to 125°C	3.3 V	SOT23 (DBV)	Reel of 250	TPS79133MDBVTEP	PIDM

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Bluetooth is a trademark of Bluetooth SIG, Inc..


<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.







### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		TPS79101, TPS79118, TPS79133, TPS79147
Input voltage range <sup>(2)</sup>		-0.3 V to 6 V
Voltage range at EN		-0.3 V to V <sub>I</sub> + 0.3 V
Voltage on OUT		-0.3 V to 6 V
Peak output current		Internally limited
ESD rating, HBM		2 kV
ESD rating, CDM		500 V
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual junction temperature range. T	All others	-40°C to 150°C
Operating virtual-junction temperature range, T <sub>J</sub>	TPS79133MDBVTEP	−55°C to 125°C
Operating ambient temperature range, T <sub>△</sub>	All others	-40°C to 120°C
Operating ambient temperature range, 1 <sub>A</sub>	TPS79133MBVTEP	−55°C to 125°C
Storage temperature range, T <sub>stg</sub>		−65°C to 150°C
R <sub>eJC</sub> <sup>(3)</sup>	Low K	63.75°C/W
LANC.	High K	63.75°C/W
R <sub>0.J.A</sub> (4)	Low K	256°C/W
NeJA` ′	High K	178.3°C/W

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(3)</sup> The JEDEC low-K (1s) board design used to derive this data was a 3-inch x 3-inch, two-layer board with 2-ounce copper traces on top of the board.

<sup>(4)</sup> The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



#### RECOMMENDED OPERATING CONDITIONS

		MI N	MA X	UNI T		
Input voltage, V <sub>I</sub> <sup>(1)</sup>		2.7	5.5	V		
Continuous output current, I <sub>O</sub> <sup>(2)</sup>		0	100	mA		
On arcting innetion temporature. T						
Operating junction temperature, T <sub>J</sub>	TPS79133MBVTEP					

- (1) To calculate the minimum input voltage for your maximum output current, use the following formula: V<sub>I</sub>(min) = V<sub>O</sub>(max) + VDO (max load)
- (2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.




Figure 1. TPS79133 Operating Life Derating Chart

SGLS161A-APRIL 2003-REVISED JUNE 2008



### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range, ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $V_I = V_O(typ) + 1 \text{ V}$ ,  $I_O = 1 \text{ mA}$ ,  $\overline{\text{EN}} = 0 \text{ V}$ ,  $C_o = 10 \mu F$ ,  $C_o(byp) = 0.01 \mu F$  (unless otherwise noted)

PARAMETER		TEST COM	TEST CONDITIONS				
	TPS79101	$T_J = 25^{\circ}C$ , 1.22 $V \le V_O \le 5.2$	2 V		Vo		
	173/9101	$0 \mu A < I_O < 100 \text{ mA}^{(1)}, 1.22$	V ≤ V <sub>O</sub> ≤ 5.2 V	0.98 V <sub>O</sub>		1.02 V <sub>O</sub>	
	TPS79118	$T_J = 25^{\circ}C$			1.8		
Output voltage	173/9110	$0 \mu A < I_O < 100 \text{ mA}, 2.8 \text{ V} <$	V <sub>I</sub> < 5.5 V	1.764		1.836	V
Output voitage	TPS79133	$T_J = 25^{\circ}C$			3.3		V
	11-3/9133	$0 \mu A < I_O < 100 \text{ mA}, 4.3 \text{ V} <$	V <sub>I</sub> < 5.5 V	3.234		3.366	
	TPS79147	$T_J = 25^{\circ}C$			4.7		
	11 37 3147	$0 \mu A < I_O < 100 \text{ mA}, 5.2 \text{ V} < 100 \text{ mA}$	V <sub>I</sub> < 5.5 V	4.606		4.794	
Quiescent current (GND curr	ont)	$0 \mu A < I_O < 100 \text{ mA}, T_J = 25$		170		μA	
Quiescent current (GND curr	ent)	$0 \mu A < I_0 < 100 \text{ mA}$				250	μΑ
Load regulation	Load regulation		$0 \mu A < I_O < 100 \text{ mA}, T_J = 25^{\circ}C$				mV
Output voltage line regulation	Output voltage line regulation (ΔV <sub>O</sub> /V <sub>O</sub> ) <sup>(2)</sup>		$V_O + 1 V < V_I \le 5.5 V, T_J = 25^{\circ}C$				%/V
Output voltage line regulation	ι (ΔνΟ/νΟ).	$V_{O} + 1 V < V_{I} \le 5.5 V$			0.12	70/ V	
			$C_{(byp)} = 0.001 \mu F$		32		
Output noise voltage (TPS79	1118\	BW = 100 Hz to 100 kHz,	$C_{(byp)} = 0.0047 \ \mu F$		17		\/
Output hoise voltage (17378	1110)	$I_{O} = 100 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	$C_{(byp)} = 0.01 \mu F$		16		$\mu V_{RMS}$
			$C_{(byp)} = 0.1 \mu F$		15		
		D 00 0 00 4 5	$C_{(byp)} = 0.001 \mu F$		53		
Time, start-up (TPS79133)		$R_L$ 33 Ω, CO = 1 μF, $T_L$ = 25°C	$C_{(byp)} = 0.0047 \ \mu F$	67			μs
		-5 -5 -	$C_{(byp)} = 0.01 \mu F$		98		
Output current limit		$V_{O} = 0 \ V^{(1)}$	285		600	mA	
UVLO threshold		V <sub>CC</sub> rising	2.25		2.65	V	
UVLO hysteresis		$T_J = 25$ °C, $V_{CC}$ rising		100		mV	

The minimum IN operating voltage is 2.7 V or V<sub>O</sub>(typ) + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 100 mA. If  $V_O \le 1.8 \text{ V}$  then  $V_{Imin} = 2.7 \text{ V}$ ,  $V_{Imax} = 5.5 \text{ V}$ :

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If 
$$V_O \ge 2.5$$
 V then  $V_{Imin} = V_O + 1$  V,  $V_{Imax} = 5.5$  V:  
Line regulation (mV) =  $(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1 V))}{100} \times 1000$ 



# **ELECTRICAL CHARACTERISTICS (continued)**


over recommended operating free-air temperature range, ( $T_J = -40^{\circ}C$  to 125°C),  $V_I = V_O(typ) + 1$  V,  $I_O = 1$  mA,  $\overline{EN} = 0$  V,  $C_o = 10$   $\mu F$ ,  $C_o(byp) = 0.01$   $\mu F$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Standby current		$\overline{EN} = V_1, 2.7 \text{ V} < V_1 < 5.5 \text{ V}$		0.07	1	μΑ
High-level enable input voltage	е	2.7 V < V <sub>I</sub> < 5.5 V	2			V
Low-level enable input voltage	)	2.7 V < V <sub>I</sub> < 5.5 V			0.7	V
Input current (EN)		$\overline{EN} = V_I$	-1		1	μΑ
		$f = 100 \text{ Hz}, T_J = 25^{\circ}\text{C}, I_O = 10 \text{ mA}$		80		
	TPS79118	f = 100 Hz, T <sub>J</sub> = 25°C, I <sub>O</sub> = 100 mA		75		
		f = 10 kHz, T <sub>J</sub> = 25°C, I <sub>O</sub> = 100 mA		72		
Dower aunaly rinals rejection		f = 100 kHz, T <sub>J</sub> = 25°C, I <sub>O</sub> = 100 mA		45		dB
Power supply ripple rejection		f = 100 Hz, T <sub>J</sub> = 25°C, I <sub>O</sub> = 10 mA		70		ub
		f = 100 Hz, T <sub>J</sub> = 25°C, I <sub>O</sub> = 100 mA		75		
	TPS79133	$f = 10 \text{ kHz}, T_J = 25^{\circ}\text{C}, I_O = 100 \text{ mA}$		73		
		f = 100 kHz, T <sub>J</sub> = 25°C, I <sub>O</sub> = 100 mA		37		
	TDC70122	I <sub>O</sub> = 100 mA, T <sub>J</sub> = 25°C		50		
Dropout voltage <sup>(3)</sup>	TPS79133	I <sub>O</sub> = 100 mA			90	m)/
	TD070447	I <sub>O</sub> = 100 mA, T <sub>J</sub> = 25°C		38		mV
	TPS79147	I <sub>O</sub> = 100 mA			70	


<sup>(3)</sup> IN voltage equals V<sub>O</sub>(typ) – 100 mV. The TPS79118 dropout voltage is limited by the input voltage range limitations.



#### FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



# FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION




# **TERMINAL FUNCTIONS**

	TERMINAL		1/0	DESCRIPTION
NAME	ADJ	FIXED	1/0	DESCRIPTION
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.
EN	3	3	I	The $\overline{\text{EN}}$ terminal is an input which enables or shuts down the device. When $\overline{\text{EN}}$ is a logic high, the device will be in shutdown mode. When $\overline{\text{EN}}$ is a logic low, the device will be enabled.
FB	5	N/A	I	This terminal is the feedback input voltage for the adjustable device.
GND	2	2		Regulator ground
IN	1	1	I	The IN terminal is the input to the device.
OUT	6	5	0	The OUT terminal is the regulated output of the device.





#### TYPICAL CHARACTERISTICS

TPS79133



**OUTPUT VOLTAGE** vs **OUTPUT CURRENT** 3.303 V<sub>I</sub> = 4.3 V  $C_0 = 10 \mu F$ 3.302  $T_J = 25^{\circ} C$ V<sub>O</sub> - Output Voltage - V 3.301 3.3 3.299 3.298 3.297 0 40 60 100 IO - Output Current - mA








Figure 6.

TPS79118

Figure 3.





Figure 7.


**TPS79133** 


**TPS79118** 

**OUTPUT SPECTRAL NOISE DENSITY** 

Figure 5.
TPS79118
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY











# TYPICAL CHARACTERISTICS (continued)






# TYPICAL CHARACTERISTICS (continued)





## TYPICAL CHARACTERISTICS (continued)







Figure 28.



TPS79133

LOAD TRANSIENT RESPONSE

V<sub>1</sub> = 4.3 V
C<sub>0</sub> = 10 µF

V<sub>1</sub> = 4.3 V
C<sub>0</sub> = 10 µF

100
0 50 100 150 200 250 300 350 400 450 500
t - Time - µs

Figure 29.

TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)




Figure 30.

TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)




Figure 31.

TPS79118
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)




Figure 32.



#### APPLICATION INFORMATION

The TPS791xx family of low-dropout (LDO) regulators have been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170  $\mu$ A typically), and enable-input to reduce supply currents to less than 1  $\mu$ A when the regulator is turned off.

A typical application circuit is shown in Figure 33.




Figure 33. Typical Application Circuit

## **External Capacitor Requirements**

A  $0.1-\mu F$  or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS791xx, is required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS791xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1  $\mu$ F. Any 1- $\mu$ F or larger ceramic capacitor is suitable. The device is also stable with a 0.47- $\mu$ F ceramic capacitor with at least 75 m $\Omega$  of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS791xx has a BYPASS pin which is connected to the voltage reference through a 250-k $\Omega$  internal resistor. The 250-k $\Omega$  internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79118 exhibits approximately 15  $\mu V_{RMS}$  of output voltage noise using a 0.1- $\mu F$  ceramic bypass capacitor and a 1- $\mu F$  ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250 k $\Omega$  resistor and external capacitor.

### **Board Layout Recommendation To Improve PSRR And Noise Performance**

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.



# **Power Dissipation and Junction Temperature**

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

T<sub>J</sub>max is the maximum allowable junction temperature.

 $R_{\theta,JA}$  is the junction-to-ambient thermal resistance for the package (see the dissipation rating table).

 $T_A$  is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
(2)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

# Programming the TPS79101 Adjustable LDO Regulator

The output voltage of the TPS79101 adjustable regulator is programmed using an external resistor divider as shown in Figure 34. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{3}$$

Where:

 $V_{ref} = 1.2246 \text{ V typ (the internal reference voltage)}$ 

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases  $V_0$ . The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 50  $\mu$ A, C1 = 15 pF for stability, and then calculate R1 using:


$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{4}$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages > 1.8 V, the approximate value of this capacitor can be calculated as:

C1 = 
$$\frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$
 (5)

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is  $2.2 \, \mu F$  instead of  $1 \, \mu F$ .





# OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	31.6 kΩ	30.1 kΩ	22 pF
3.3 V	51 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

Figure 34. TPS79101 Adjustable LDO Regulator Programming

#### **Regulator Protection**

The TPS791xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS791xx features internal current limiting and thermal protection. During normal operation, the TPS791xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.





14-Jan-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS79101DBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUE	Samples
TPS79133DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESE	Samples
TPS79133MDBVTEP	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PIDM	Samples
TPS79147DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETE	Samples
V62/03644-01YE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUE	Samples
V62/03644-03XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESE	Samples
V62/03644-04XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETE	Samples
V62/03644-05XE	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PIDM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

14-Jan-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Aug-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79101DBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79133DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79133MDBVTEP	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79147DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

www.ti.com 29-Aug-2017



\*All dimensions are nominal

7 til diffictionolog die florifitat							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79101DBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS79133DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS79133MDBVTEP	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS79147DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated