# 0.5 / /0.8 Low-Voltage, Dual SPDT Analog Switches in UCSP 

General Description
The MAX4684/MAX4685 Iow on-resistance (RON), lowvoltage, dual single-pole/double-throw (SPDT) analog switches operate from a single +1.8 V to +5.5 V supply. The MAX4684 features a $0.5 \Omega$ (max) RoN for its NC switch and a $0.8 \Omega$ (max) RON for its NO switch at a +2.7 V supply. The MAX4685 features a $0.8 \Omega$ max onresistance for both NO and NC switches at $\mathrm{a}+2.7 \mathrm{~V}$ supply.
Both parts feature break-before-make switching action (2ns) with ton $=50 \mathrm{~ns}$ and toff $=40 \mathrm{~ns}$ at +3 V . The digital logic inputs are 1.8 V logic-compatible with $\mathrm{a}+2.7 \mathrm{~V}$ to +3.3 V supply.
The MAX4684/MAX4685 are packaged in the chipscale package (UCSP) ${ }^{\text {TM }}$, significantly reducing the required PC board area. The chip occupies only a $2.0 \mathrm{~mm} \times$ 1.50 mm area. The $4 \times 3$ array of solder bumps are spaced with a 0.5 mm bump pitch.

## Applications

Speaker Headset Switching
MP3 Players
Power Routing
Battery-Operated Equipment
Relay Replacement
Audio and Video Signal Routing
Communications Circuits
PCMCIA Cards
Cellular Phones
Modems

UCSP is a trademark of Maxim Integrated Products, Inc. $\mu M A X$ is a registered trademark of Maxim Integrated Products, Inc.

12-Bump, 0.5mm-Pitch UCSP
NC Switch RoN
$0.5 \Omega$ max (+2.7V Supply) (MAX4684)
$0.8 \Omega$ max (+2.7V Supply) (MAX4685)
NO Switch RoN
$0.8 \Omega$ max (+2.7V Supply)
RoN Match Between Channels
$0.06 \Omega$ (max)
RoN Flatness Over Signal Range
$0.15 \Omega$ (max)
+1.8V to +5.5V Single-Supply Operation
Rail-to-Rail Signal Handling
1.8V Logic Compatibility
Low Crosstalk: -68dB (100kHz)
High Off-Isolation: -64dB (100kHz)
THD: 0.03\%
50nA (max) Supply Current
Low Leakage Currents
1nA (max) at TA = +25 ${ }^{\circ} \mathrm{C}$
Ordering Information

| PART | TEMP RANGE | PIN/BUMP- <br> PACKAGE | TOP <br> MARK |
| :---: | :--- | :--- | :---: |
| MAX4684EBC +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $12 \mathrm{UCSP}{ }^{*}$ | AAF |
| MAX4684ETB +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 TDFN-EP** | AAG |
| MAX4684EUB +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}^{\circledR}$ | - |
| MAX4685EBC +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 UCSP | AAG |
| MAX4685ETB +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 TDFN-EP** | AAH |
| MAX4685EUB +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | - |

+Denotes a lead(Pb)-free/RoHS-compliant package.
Note: Requires special solder temperature profile described in the Absolute Maximum Ratings section.
*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.
${ }^{* *} E P=$ Exposed Pad
$T$ = Tape and reel.

Pin Configurations/Functional Diagrams/Truth Table


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# 0.5 / /0.8 8 Low-Voltage, Dual SPDT Analog Switches in UCSP 

## ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND)
V+, IN $\qquad$ -0.3V to +6V
COM_, NO_, NC_ (Note1) ........................... -0.3V to (V+ + 0.3V)
Continuous Current NO_, NC_, COM_ .......................... $\pm 300 \mathrm{~mA}$
Peak Current NO_, NC_, COM_
(pulsed at $1 \mathrm{~ms}, 50 \%$ duty cycle)................................. $\pm 400 \mathrm{~mA}$
Peak Current NO_, NC_, COM_
(pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle)................................. $\pm 500 \mathrm{~mA}$

| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| 0 -Pin TDFN (derate $18.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....... 1482 mW |  |
| 12-Bump UCSP (derate $11.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...909mW |  |
| 10-Pin $\mu$ MAX (derate $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . . . . . . .444 \mathrm{~mW}$ |  |
| Operating Temperature Ranges. | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range .........................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) |  |
| Bump Temperature (soldering) (Note 2) |  |
| Infared (15s)........................................................ $220^{\circ} \mathrm{C}$ |  |
| Vapor Phase (60s) | $+215^{\circ} \mathrm{C}$ |

Note 1: Signals on NO_, NC_, and COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.
Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—+3V SUPPLY

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=+1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=+0.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at +3 V and $+25^{\circ} \mathrm{C}$. $)$ (Notes 3, 9, 10)

| PARAMETER | SYMBOL | CONDITIONS |  | TA | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range | VNO_, VNC_, VCOM |  |  | E | 0 |  | V+ | V |
| NC_ On-Resistance (Note 4) | Ron(NC) | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V} ; \mathrm{ICOM}_{-}=100 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {NC_- }}=0 \text { to } \mathrm{V}_{+} \end{aligned}$ | MAX4684 | $+25^{\circ} \mathrm{C}$ |  | 0.3 | 0.5 | $\Omega$ |
|  |  |  |  | E |  |  | 0.5 |  |
|  |  |  | MAX4685 | $+25^{\circ} \mathrm{C}$ |  | 0.45 | 0.8 |  |
|  |  |  |  | E |  |  | 0.8 |  |
| NO_On-Resistance (Note 4) | Ron(NO) | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V} ; \mathrm{I}_{\mathrm{COM}}^{-}=100 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{NO}}=0 \text { to } \mathrm{V}+ \end{aligned}$ |  | $+25^{\circ} \mathrm{C}$ |  | 0.45 | 0.8 | $\Omega$ |
|  |  |  |  | E |  |  | 0.8 |  |
| On-Resistance Match Between Channels (Notes 4, 5) | $\triangle \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V} \text {; } \mathrm{I}_{\mathrm{COM}}^{-}=100 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}=1.5 \mathrm{~V} \end{aligned}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | 0.06 | $\Omega$ |
|  |  |  |  | E |  |  | 0.06 |  |
| NC_ On-Resistance <br> Flatness (Note 6) | RFLAT (NC) | $\begin{aligned} & \text { V+ = } 2.7 \mathrm{~V} \text {; } \mathrm{ICOM}=100 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {NC_- }}=0 \text { to } \mathrm{V}+ \end{aligned}$ | MAX4684 | E |  |  | 0.15 | $\Omega$ |
|  |  |  | MAX4685 | E |  |  | 0.35 |  |
| NO_On-Resistance Flatness (Note 6) | RFLAT (NO) | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V} \text {; } \mathrm{ICOM}=100 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{NO}}=0 \text { to } \mathrm{V}+ \end{aligned}$ |  | E |  |  | 0.35 | $\Omega$ |
| NO_ or NC_ OffLeakage Current (Note 7) | INO_(OFF) or INC_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{NO}} \text { o or } \mathrm{V}_{\mathrm{NC}}^{-} \end{aligned}=3 \mathrm{~V}, 0.3 \mathrm{~V} \text {; }$ |  | $+25^{\circ} \mathrm{C}$ | -1 |  | 1 | nA |
|  |  |  |  | E | -10 |  | 10 |  |
| COM_ On-Leakage Current (Note 7) | Icom_(ON) | $\mathrm{V}+=3.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, 0.3 \mathrm{~V}$, or unconnected; $\mathrm{V}_{\mathrm{COM}}=3 \mathrm{~V}, 0.3 \mathrm{~V}$, or unconnected |  | $+25^{\circ} \mathrm{C}$ | -2 |  | 2 | nA |
|  |  |  |  | E | -20 |  | 20 |  |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega ; \mathrm{CL}_{\mathrm{L}}=35 \mathrm{pF} ; \text { Figure } 2 \end{aligned}$ |  | $+25^{\circ} \mathrm{C}$ |  | 30 | 50 | ns |
|  |  |  |  | E |  |  | 60 |  |

# 0.5 / /0.8 Low-Voltage, Dual SPDT Analog Switches in UCSP 

## ELECTRICAL CHARACTERISTICS—+3V SUPPLY (continued)

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+3.3 \mathrm{~V}, \mathrm{~V}_{I H}=+1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=+0.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at +3 V and $+25^{\circ} \mathrm{C}$. $)$ (Notes 3, 9, 10)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-Off Time | toFF | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}$; $R_{L}=50 \Omega$; $C_{L}=35 p F$; Figure 2 | $+25^{\circ} \mathrm{C}$ |  | 25 | 30 | ns |
|  |  |  | E |  |  | 40 |  |
| Break-Before-Make Delay | tBBM | $\begin{aligned} & V_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {NO_}}, \text { or } \mathrm{V}_{\mathrm{NC}}^{-} \end{aligned}=1.5 \mathrm{~V} \text {; }$ | E | 2 | 15 |  | ns |
| Charge Injection | Q | COM_ = 0; RS = 0; CL = 1nF; Figure 4 | $+25^{\circ} \mathrm{C}$ |  | 200 |  | pC |
| Off-Isolation (Note 8) | VISO | $\begin{aligned} & C_{L}=5 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=50 \Omega ; \mathrm{f}=100 \mathrm{kHz} \text {; } \\ & \mathrm{V}_{\text {COM }}=1 \mathrm{~V}_{\mathrm{RMS}} ; \text { Figure } 5 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -64 |  | dB |
| Crosstalk | $V_{\text {CT }}$ | $\begin{aligned} & C_{L}=5 p F ; R_{L}=50 \Omega ; f=100 \mathrm{kHz} ; \\ & \mathrm{V}_{\mathrm{COM}}=1 \mathrm{~V}_{\mathrm{RMS}} ; \text { Figure } 5 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -68 |  | dB |
| Total Harmonic Distortion | THD | $\begin{aligned} & R_{L}=600 \Omega, N_{-}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to } \\ & 20 \mathrm{kHz} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 0.03 |  | \% |
| NC_ Off-Capacitance | CNC_(OFF) | $\mathrm{f}=1 \mathrm{MHz}$; Figure 6 | $+25^{\circ} \mathrm{C}$ |  | 84 |  | pF |
| NO_ Off-Capacitance | CNO_(OFF) | $\mathrm{f}=1 \mathrm{MHz}$; Figure 6 | $+25^{\circ} \mathrm{C}$ |  | 37 |  | pF |
| NC_ On-Capacitance | CNC_(ON) | $\mathrm{f}=1 \mathrm{MHz}$; Figure 6 | $+25^{\circ} \mathrm{C}$ |  | 190 |  | pF |
| NO_ On-Capacitance | CNO_(ON) | $\mathrm{f}=1 \mathrm{MHz}$; Figure 6 | $+25^{\circ} \mathrm{C}$ |  | 150 |  | pF |
| DIGITAL I/O |  |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  | E | 1.4 |  |  | V |
| Input Logic Low | VIL |  | E |  |  | 0.5 | V |
| IN_ Input Leakage Current | IIN_ | $\mathrm{V}_{1} \mathrm{~N}_{-}=0$ or $\mathrm{V}_{+}$ | E | -1 |  | 1 | $\mu \mathrm{A}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+ |  | E | 1.8 |  | 5.5 | V |
| Supply Current (Note 4) | I+ | $\mathrm{V}+=5.5 \mathrm{~V} ; \mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -50 | 0.04 | 50 | nA |
|  |  |  | E | -200 |  | 200 |  |

Note 3: The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value a maximum.
Note 4: Guaranteed by design.
Note 5: $\quad \Delta R_{O N}=\operatorname{RON}(M A X)-\operatorname{RON(MIN)}$, between NC1 and NC2 or between NO1 and NO2.
Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges
Note 7: Leakage parameters are $100 \%$ tested at $T_{A}=+85^{\circ} \mathrm{C}$, and guaranteed by correlation over rated temperature range.
Note 8: Off-isolation = 20log $10\left(\mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}\right), \mathrm{V}_{\mathrm{COM}}=$ output, $\mathrm{V}_{\mathrm{NO}}=$ input to off switch.
Note 9: UCSP and TDFN parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$ only and guaranteed by design and correlation at the full hot-rated temperature.
Note 10: $-40^{\circ} \mathrm{C}$ specifications are guaranteed by design.

## 0.5 /0.8 Low-Voltage, Dual SPDT Analog Switches in UCSP



MAX4684
NC ON-RESISTANCE vs. COM VOLTAGE


MAX4684


MAX4685


MAX4685
NC ON-RESISTANCE vs. COM VOLTAGE


MAX4685
NC ON-RESISTANCE vs. COM VOLTAGE





# 0.5 / $0.8 \Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP 

## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LOGIC THRESHOLD VOLTAGE
vs. SUPPLY VOLTAGE


MAX4685
ON/OFF-LEAKAGE CURRENT
vs. TEMPERATURE


TURN-ON/TURN-OFF TIMES
vs. SUPPLY VOLTAGE


Charge injection vs. COM voltage


TURN-ON/TURN-OFF TIMES vs. TEMPERATURE


MAX4684
ON/DFF-LEAKAGE CURRENT
vs. TEMPERATURE


TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY


# 0.5 $/$ /0.8 8 Low-Voltage, Dual SPDT Analog Switches in UCSP 

| NAME | PIN |  | FUNCTION |
| :---: | :---: | :---: | :--- |
|  | UCSP | $\boldsymbol{\mu M A X / T D F N}$ |  |
| NC_ $_{2}$ | A1, C1 | 5,7 | Analog Switch-Normally Closed Terminal |
| IN_ | A2, C2 | 4,8 | Digital Control Input |
| COM $_{-}$ | A3, C3 | 3,9 | Analog Switch-Common Terminal |
| NO_ $^{2}$ | A4, C4 | 2,10 | Analog Switch-Normally Open Terminal |
| V+ | B4 | 1 | Positive Supply Voltage Input |
| GND | B1 | 6 | Ground |
| EP | - | - | Exposed Pad. Connect EP to GND (for TDFN only.) |

## Detailed Description

The MAX4684/MAX4685 are low on-resistance, lowvoltage, dual SPDT analog switches that operate from a +1.8 V to +5.5 V supply. The devices are fully specified for nominal 3V applications. The MAX4684/MAX4685 have break-before-make switching and fast switching speeds (ton $=50 \mathrm{~ns}$ max, tOFF $=40 \mathrm{~ns}$ max).
The MAX4684 offers asymmetrical normally closed (NC) and normally open (NO) Ron for applications that require asymmetrical loads (examples include speaker headsets and internal speakers). The part features a $0.5 \Omega$ max RoN for its NC switch and a $0.8 \Omega$ max RON for its NO switch at the 2.7 V supply. The MAX4685 features a $0.8 \Omega$ max on-resistance for both NO and NC switches at the +2.7 V supply.

## Applications Information

## Digital Control Inputs

The MAX4684/MAX4685 logic inputs accept up to +5.5 V regardless of supply voltage. For example, with a +3.3 V supply, IN_ may be driven low to GND and high to 5.5 V . Driving IN _ rail-to-rail minimizes power consumption. Logic levels for a +1.8 V supply are 0.5 V (low) and 1.4 V (high).

Analog Signal Levels
Analog signals that range over the entire supply voltage ( $\mathrm{V}+$ to GND) are passed with very little change in onresistance (see Typical Operating Characteristics). The switches are bidirectional, so the $\mathrm{NO}_{-}$, $\mathrm{NC}_{-}$, and COM_ pins can be either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to devices.
Proper power-supply sequencing is recommended for all CMOS devices. Always apply $\mathrm{V}+$ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to $<20 \mathrm{~mA}$, add a small signal diode (D1) as shown in Figure 1. Adding a protection diode reduces the analog range to a diode drop (about 0.7 V ) below $\mathrm{V}+$ (for D1). RoN increases slightly at low supply voltages. Maximum supply voltage ( $\mathrm{V}+$ ) must not exceed +6 V . Protection diode D1 also protects against some overvoltage situations. No damage will result on Figure 1's circuit if the supply voltage is below the absolute maximum rating applied to an analog signal pin.


Figure 1. Overvoltage Protection Using Two External Blocking Diodes

# 0.5 / $0.8 \Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP 

## UCSP Package Consideration

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Ultra-Chip-Board-Scale Package).

## UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

Chip Information
PROCESS: BiCMOS

Test Circuits/Timing Diagrams


Figure 2. Switching Time


Figure 3. Break-Before-Make Interval

## 0.5 $/$ /0.8 8 Low-Voltage, Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams (continued)


Figure 4. Charge Injection


OFF-ISOLATION $=20100 \frac{V_{\text {OUT }}}{V_{\text {IN }}}$
$O N-L O S S=2010 \frac{V_{\text {OUT }}}{V_{\text {IN }}}$
CROSSTALK $=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }}}$

MEASUREMENTS ARE STANDARDIZED AGAINST SHORTS AT IC TERMINALS
OFF-ISOLATION IS MEASURED BETWEEN COM_ AND "OFF" NO_ OR NC_ TERMINAL ON EACH SWITCH.
ON-LOSS IS MEASURED BETWEEN COM_ AND "ON" NO_OR NC_ TERMINAL ON EACH SWITCH.
CROSSTALK IS MEASURED FROM ONE CHANNEL TO ALL OTHER CHANNELS.
SIGNAL DIRECTION THROUGH SWITCH IS REVERSED; WORST VALUES ARE RECORDED.
Figure 5. On-Loss, Off-Isolation, and Crosstalk


Figure 6. Channel Off/On-Capacitance

Pin Configurations (continued) TOP VIEW

$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ TDFN
*CONNECT EP TO GND.
$\qquad$

# 0.5 / $0.8 \Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP 

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 12 UCSP | B12-4 | $\underline{\mathbf{2 1 - 0 1 0 4}}$ |
| 10 TDFN-EP | $\mathrm{T} 1033-1$ | $\underline{\mathbf{2 1 - 0 1 3 7}}$ |
| $10 \mu \mathrm{MAX}$ | $\mathrm{U10-2}$ | $\underline{\mathbf{2 1 - 0 0 6 1}}$ |

# 0.5 /0.8 Low-Voltage, Dual SPDT Analog Switches in UCSP 

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGES |
| :---: | :---: | :--- | :---: |
| 3 | $2 / 03$ | Added TDFN packaging, noted parts are now UCSP qualified | - |
| 4 | $1 / 09$ | Added lead-free packaging and exposed pad note | $1,2,6-9$ |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
MAX4684EUB + MAX4685EUB + MAX4684EBC $+T$ MAX4684ETB $+T$ MAX4684EUB $+T$ MAX4685EBC+T
MAX4685EUB+T

