

## 3A Processor Supply with I<sup>2</sup>C Compatible Interface and Remote Sense


Check for Samples: TPS62360, TPS62361B, TPS62362, TPS62363

#### **FEATURES**

- 3A Peak Output Current
- Highest Efficiency:
  - Low R<sub>DS,on</sub> Switch and Active Rectifier
  - Power Save Mode for Light Loads
- I<sup>2</sup>C High Speed Compatible Interface
- Programmable Output Voltage for Digital Voltage Scaling
  - TPS62360/62: 0.77V to 1.4V, 10mV Steps
  - TPS62361B/63: 0.5V to 1.77V, 10mV Steps
- Excellent DC/AC Output Voltage Regulation
  - Differential Load Sensing
  - Precise DC Output Voltage Accuracy
  - DCS-Control™ Architecture for Fast and Precise Transient Regulation
- Multiple Robust Operation/Protection Features:
  - Soft Start
  - Programmable Slew Rate at Voltage Transition
  - Over Temperature Protection
  - Input Under Voltage Detection and Lockout
- Available in 16-Bump, 2mm x 2mm NanoFree™ Package
- Low External Device Count: < 25mm<sup>2</sup> Solution Size

#### **APPLICATIONS**

- Dynamic Voltage Scale Compliant Processors and DSPs, Memory
- SmartReflex<sup>™</sup> Compliant Power Supply
- Cell Phones, Smart Phones, Feature Phones
- Tablets, Netbooks, Clamshells



DCS-Control, NanoFree, SmartReflex are trademarks of Texas Instruments.

#### DESCRIPTION

The TPS6236x are a family of high-frequency synchronous step down dc-dc converter optimized for battery-powered portable applications for a small solution size. With an input voltage range of 2.5V to 5.5V, common battery technologies are supported. The device provides up to 3A peak load current, operating at 2.5MHz typical switching frequency.

The devices convert to an output voltage range of 0.77V to 1.4V (TPS62360/62) and 0.5V to 1.77V (TPS62361B/63), programmable via I<sup>2</sup>C interface in 10mV steps. Dedicated inputs allow fast voltage transition to address processor performance operating points.


The TPS6236x supports low-voltage DSPs and processor cores in smart-phones and handheld computers including latest submicron processes. Dedicated hardware input pins allow simple transitions to performance operating points and retention modes of processors.

The devices focus on a high output voltage accuracy. The differential sensing and the DCS-Control™ architecture achieve precise static and dynamic, transient output voltage regulation.

The TPS6236x devices offer high efficiency step down conversion. The area of highest efficiency is extended towards low output currents to increase the efficiency while the processor is operating in retention mode, as well as towards highest output currents increasing the battery on-time.

The robust architecture and multiple safety features allow perfect system integration.

The 2mm x 2mm package and the low number of required external components lead to a tiny solution size of less than 25mm<sup>2</sup>.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE	DEVICE SPECIFIC FEATURES <sup>(1)</sup>	
			Output Voltage Range	Output Voltage Presets
TPS62360 <sup>(2)</sup>	See PACKAGE SUMMARY Section	CSP-16	V <sub>OUT</sub> = 0.77V to 1.4V, 10mV Steps	1.40V, 1.00V, 1.40V, 1.10V
TPS62361B <sup>(2)</sup>	See PACKAGE SUMMARY Section	CSP-16	V <sub>OUT</sub> = 0.5V to 1.77V, 10mV Steps	0.96V, 1.40V, 1.16V, 1.16V
TPS62362 <sup>(2)</sup>	See PACKAGE SUMMARY Section	CSP-16	V <sub>OUT</sub> = 0.77V to 1.4V, 10mV Steps	1.23V, 1.00V, 1.20V, 1.10V
TPS62363 <sup>(2)</sup>	See PACKAGE SUMMARY Section	CSP-16	V <sub>OUT</sub> = 0.5V to 1.77V, 10mV Steps	1.20V, 1.36V, 1.50V, 1.00V

(1) Contact the factory to check availability of other output voltage or feature versions.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		VA	VALUE		
		MIN			
	VIN, AVIN, SW pin	-0.3	7	V	
	EN, VSEL0, VSEL1, SENSE+	-0.3	(V <sub>AVIN</sub> +0.3V)	V	
Voltage range <sup>(2)</sup>	SENSE-	-0.3	0.3	V	
	SCL, SDA	-0.3	(V <sub>DD</sub> +0.3V)	V	
	VDD	-0.3	3.6	V	
Continuous RMS VIN / SW current per Pin (3)			1275	mA	
Tomporature range	Operating junction temperature, T <sub>J</sub>	-40	150	°C	
Temperature range	Storage temperature, T <sub>stg</sub>	-65	150	°C	
	Machine model		200	V	
ESD rating <sup>(4)</sup>	Charge device model		500	V	
	Human body model		2	kV	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(4) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

Submit Documentation Feedback

<sup>(2)</sup> The YZH package is available in tape and reel. Add R suffix (e.g. TPS62360YZHR) to order quantities of 3000 parts per reel, T suffix for 250 parts per reel (e.g. TPS62360YZHT). For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on ti.com.

<sup>(3)</sup> In order to be consistent with the TI reliability requirement for the silicon chips (100K Power-On-Hours at 105°C junction temperature), the current should not continuously exceed 1275mA in the VIN pin and 2550mA in the SW pins so as to prevent electromigration failure in the solder. See THERMAL AND DEVICE LIFE TIME INFORMATION.



#### THERMAL INFORMATION

		TPS6236x	
	THERMAL METRIC <sup>(1)</sup>	YZH	UNITS
		16 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	94.8	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	25	
$\theta_{JB}$	Junction-to-board thermal resistance (4)	60	90.00
ΨЈТ	Junction-to-top characterization parameter (5)	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	57	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	n/a	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT
$V_{IN}$	Input voltage range, V <sub>IN</sub>	I <sub>OUT</sub> ≤ 2.5A	2.5	5.5	٧
		I <sub>OUT</sub> > 2.5A	3	5.5	٧
I <sub>OUT,avg</sub>	Continuous output current <sup>(1)</sup>			2.5	Α
t <sub>rf</sub>	Rising and falling signal transition time at EN, VSELx		30		mV/μs
T <sub>A</sub>	Operating ambient temperature <sup>(2)</sup>		-40	85	°C
$T_J$	Operating junction temperature	-40	125	°C	

<sup>(1)</sup> The TPS6236x device is designed to provide 3A according to typical application processor load profiles. Drawing more than 2.5A permanently might impact the device life time. See THERMAL AND DEVICE LIFE TIME INFORMATION for details.

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted the specification applies for VIN = 3.6V over an operating ambient temp.  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ ; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .

	`		, ,,				
	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V <sub>IN</sub>	Input voltage range at VIN, AVIN			2.5		5.5	V
$V_{DD}$	I <sup>2</sup> C and registers supply voltage range	ly voltage range		1.15		3.6	V
I <sub>SD(AVIN)</sub>	Shutdown current into AVIN	EN = LOW, V	DD = 0V		0.65	5	μΑ
	Chutdour ourrent into VINI	EN = LOW,	T <sub>A</sub> = 25°C		0.5	1	μΑ
I <sub>SD(VIN)</sub>	Shutdown current into VIN	$V_{DD} = 0V$	$T_A = 85^{\circ}C$		1	3	μΑ
I <sub>SD(VDD)</sub>	Shutdown current into VDD	EN = LOW, I <sup>2</sup> C bus idle			0.01		μA

<sup>(2)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T<sub>A(max)</sub>] is dependent on the maximum operating junction temperature [T<sub>J(max)</sub>], the maximum power dissipation of the device in the application [P<sub>D(max)</sub>], and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A(max)</sub> = T<sub>J(max)</sub> - (θ<sub>JA</sub> × P<sub>D(max)</sub>)



## **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise noted the specification applies for VIN = 3.6V over an operating ambient temp.  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ ; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			PFM mode		56		μΑ
l <sub>Q</sub>	Operating quiescent current into (AVIN + VIN)	EN = HIGH, I <sub>OUT</sub> = 0mA, not switching	Forced PWM mode (Test Mode)		180		μA
V	Under voltage lock out at AVIN	Input voltage fall	ing, EN = High		2.3	2.45	V
V <sub>UVLO</sub>	officer voltage lock out at AVIII	Input voltage risi	ng, EN = Low		1.3		V
V <sub>UVLO,HYST(AVIN)</sub>	Under voltage lock out hysteresis at AVIN	Input voltage risi	ng		110		mV
$V_{DD,UVLO}$	Under voltage lock out at VDD	Input voltage fall	ing	0.7	0.92	1.1	V
V <sub>UVLO,HYST(VDD)</sub>	Under voltage lock out hysteresis at VDD	Input voltage risi	ng		50		mV
L	Input current at VDD	I <sup>2</sup> C not active			0		μΑ
I <sub>VDD</sub>	input current at VDD	I <sup>2</sup> C active (r/w)			0.02	1	mA
LOGIC INTERFA	ACE						
V <sub>IH</sub>	High-level input voltage at EN, VSEL0, VSEL1			1.2			V
$V_{IL}$	Low-level input voltage at EN, VSEL0, VSEL1					0.4	V
$V_{IH,I2C}$	High-level input voltage at SCL, SDA			$0.7x\ V_{DD}$			V
$V_{\text{IL,I2C}}$	Low-level input voltage at SCL, SDA					$0.3x\ V_{DD}$	V
I <sub>LKG</sub>	Logic input leakage current at EN, VSEL0, VSEL1, SDA, SCL	Internal pulldowr disabled	resistors		0.05		μΑ
R <sub>PD</sub>	Pull down resistance at EN, VSEL0, VSEL1	Internal pulldown resistors enabled			300		kΩ
	I <sup>2</sup> C clock frequency	Fast mode				400	kHz
	1 C clock frequency	High speed mod	е			3.4	MHz
POWER SWITCH	Н						
R	High side MOSFET switch	V <sub>IN</sub> = 3.6V		25	44	75	mΩ
R <sub>DS(on)</sub>	Low side MOSFET switch	$V_{IN} = 3.6V$		25	32	50	mΩ
	High side MOSFET forward current limit	$V_{IN} = 3.6V$		3.0	3.6	4.3	Α
I <sub>LIMF</sub>	Low side MOSFET forward current limit	$V_{IN} = 3.6V$		2.6	3	3.8	Α
LIIVII	Low side MOSFET negative current limit	V <sub>IN</sub> = 3.6V, PWM mode		2.2	2.5	2.9	Α
f <sub>SW</sub>	Nominal switching frequency	PWM mode			2.5		MHz
$T_JEW$	Die temperature early warning				120		°C
T <sub>JSD</sub>	Thermal shutdown				150		°C
T <sub>JSD,HYST</sub>	Thermal shutdown hysteresis				20		°C
t <sub>ON,min</sub>	Minimum on time				120		ns
OUTPUT							
V <sub>OUT</sub>	Output voltage range	10mV increments	TPS62360/62 TPS62361B/63	0.77		1.4	V
	Output voltage accuracy	TPS62360/62: V <sub>IN</sub> = 2.5V 5.5V V <sub>OUT</sub> = 0.77V 1.4V	No load, Forced PWM, V <sub>OUT</sub> = [0.77V, 1.3V] T <sub>J</sub> = 85°C	-0.5%		+0.5%	
	Output voltage accuracy	TPS62361B/63: V <sub>IN</sub> = 2.7V 5.5V V <sub>OUT</sub> = 0.5V 1.77V	No load, Forced PWM, T <sub>J</sub> = -40 150°C	-1%	±0.5%	+1%	



## **ELECTRICAL CHARACTERISTICS (continued)**

Unless otherwise noted the specification applies for VIN = 3.6V over an operating ambient temp.  $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}$ ; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are for  $T_{\text{A}} = 25^{\circ}\text{C}$ .

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Line regulation	I <sub>OUT</sub> = 1A, forced PWM	< 0.1		%/V
	Load regulation	V <sub>OUT</sub> = 1.2V, forced PWM	< 0.05		%/A
t <sub>Start</sub>	Start-up time	Time from active EN to $V_{OUT}=1.4V$ , $C_{OUT}<100\mu F$ , RMP[2:0] = 000, $I_{OUT}=0$ mA		1	ms
R <sub>Sense</sub>	Input resistance between Sense+, Sense-		2.2		ΜΩ
		RMP[2:0] = 000	32		
		RMP[2:0] = 001	16		
		RMP[2:0] = 010	8		
	David Care	RMP[2:0] = 011	4		
	Ramp timer	RMP[2:0] = 100	2		mV/μs
		RMP[2:0] = 101	1		
		RMP[2:0] = 110	0.5		
		RMP[2:0] = 111	0.25		



## I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS<sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode		100	kHz
		Fast mode		400	kHz
		High-speed mode (write operation), C <sub>B</sub> – 100 pF max		3.4	MHz
f <sub>(SCL)</sub>	SCL clock frequency	High-speed mode (read operation), C <sub>B</sub> – 100 pF max		3.4	MHz
		High-speed mode (write operation), C <sub>B</sub> – 400 pF max		1.7	MHz
		High-speed mode (read operation), $C_B - 400 \ pF$ max		1.7	MHz
	Bus free time between a STOP and	Standard mode	4.7		μs
BUF	START condition	Fast mode	1.3		μs
		Standard mode	4		μs
HD, tSTA	Hold time (repeated) START condition	Fast mode	600		ns
		High-speed mode	160		ns
		Standard mode	4.7		μs
	Lawrence and a full and OOL all and	Fast mode	1.3		μs
LOW	Low period of the SCL clock	High-speed mode, C <sub>B</sub> – 100 pF max	160		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	320		ns
	High period of the SCL clock	Standard mode	4		μs
		Fast mode	600		ns
HIGH		High-speed mode, C <sub>B</sub> – 100 pF max	60		ns
		High-speed mode, C <sub>B</sub> – 400 pF max	120		ns
t <sub>SU</sub> , t <sub>STA</sub>	Setup time for a repeated START condition	Standard mode	4.7		μs
		Fast mode	600		ns
	Condition	High-speed mode	160		ns
		Standard mode	250		ns
su, t <sub>DAT</sub>	Data setup time	Fast mode	100		ns
571.	_ a.a. 3313p	High-speed mode	10		ns
		Standard mode	0	3.45	μs
		Fast mode	0	0.9	μs
<sub>HD</sub> , t <sub>DAT</sub>	Data hold time	High-speed mode, C <sub>B</sub> – 100 pF max	0	70	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	0	150	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
RCL	Rise time of SCL signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
	Rise time of SCL signal after a repeated	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
RCL1	START condition and after an acknowledge bit	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
	addiowiedge bit	High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
FCL	Fall time of SCL signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
		Trigit opoda modo, og Too primax	10	70	113

<sup>(1)</sup> S/M = standard mode; F/M = fast mode

<sup>(2)</sup> Specified by design. Not tested in production.



## I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS<sup>(1)(2)</sup> (continued)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
		Standard mode	20 + 0.1 C <sub>B</sub>	1000	ns
	Dies time of CDA signal	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>RDA</sub>	Rise time of SDA signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
	Fall time of SDA signal	Standard mode	20 + 0.1 C <sub>B</sub>	300	ns
		Fast mode	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>FDA</sub>		High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
		Standard mode	4		μs
t <sub>SU</sub> , t <sub>STO</sub>	Setup time for STOP condition	Fast mode	600		ns
		High-speed mode	160		ns
C <sub>B</sub>	Capacitive load for SDA and SCL			400	pF

## I<sup>2</sup>C TIMING DIAGRAMS




Figure 1. Serial Interface Timing for F/S Mode





Figure 2. Serial Interface Timing for H/S Mode




#### **DEVICE INFORMATION**

#### **PIN ASSIGNMENTS**

## (TOP VIEW)



## (BOTTOM VIEW)




#### **PIN FUNCTIONS**

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AVIN	A1	I	Analog Supply Voltage Input.
AGND	A2	_	Analog Ground Connection.
EN	B2	I	Device Enable Logic Input. Logic HIGH enables the device, logic LOW disables the device and turns it into shutdown. The pin must be terminated to either HIGH or LOW if the internal pull down resistor is deactivated.
VDD	D1	I	I <sup>2</sup> C Logic and Registers supply voltage. For resetting the internal registers, this connection must be pulled below its UVLO level.
SCL	D3	I/O	I <sup>2</sup> C clock signal.
SDA	D2	I/O	I <sup>2</sup> C data signal.
VSEL0	C2	I	Output Settings Selection Logic Inputs. Predefined register settings can be chosen for setting output voltage and
VSEL1	A3	I	mode. The pins must be terminated to logic HIGH or LOW if the internal pull down resistors are deactivated.
SW	В3	_	Inductor connection
SVV	B4		inductor connection
SENSE+	B1	I	Positive Output Voltage Remote Sense. Must be connected closest to the load supply node.
SENSE-	C1	I	Negative Output Voltage Remote Sense. Must be connected closest to the load ground node.
VIN	A4	I	Power Supply Voltage Input.
	C3	_	
PGND	C4		Power Ground Connection.
	D4		



### **FUNCTIONAL BLOCK DIAGRAM**






## **TYPICAL CHARACTERISTICS**


## **Table of Graphs**

		Table of Graphs		
		1		FIGURE
			V <sub>OUT</sub> = 1.5V	Figure 3
			V <sub>OUT</sub> = 1.4V	Figure 4
		vs. Output Current (Power Save and Forced	V <sub>OUT</sub> = 1.2V	Figure 5
		PWM Mode)	V <sub>OUT</sub> = 1.1V	Figure 6
		,	V <sub>OUT</sub> = 1.0V	Figure 7
η	Efficiency		$V_{OUT} = 0.9V$	Figure 8
			$V_{OUT} = 0.6V$	Figure 9
			I <sub>OUT</sub> = 3000mA	Figure 10
		vs. Input Voltage (Power Save and Forced PWM	I <sub>OUT</sub> = 1000mA	Figure 11
		Mode)	I <sub>OUT</sub> = 100mA	Figure 12
			I <sub>OUT</sub> = 10mA	Figure 13
			V <sub>OUT</sub> = 1.5V, T <sub>A</sub> = 25°C	Figure 14
Va	DC Output Voltage	vs. Output Current (Power Save and Forced	V <sub>OUT</sub> = 1.2V, T <sub>A</sub> = 25°C	Figure 15
Vo	Do Output voltage	PWM Mode)	V <sub>OUT</sub> = 0.9V, T <sub>A</sub> = 25°C	Figure 16
			V <sub>OUT</sub> = 0.6V, T <sub>A</sub> = 25°C	Figure 17
		Into No Load	$V_{OUT} = 0.5V, I_{OUT} = 0$ mA	Figure 18
	Startup	IIIIO NO LOAU	V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 0mA	Figure 19
		Into Load	V <sub>OUT</sub> = 0.5V, I <sub>OUT</sub> = 1000mA	Figure 20
		Into Load	V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 1000mA	Figure 21
			I <sub>OUT</sub> = 10mA	Figure 22
	0 11 11 11		I <sub>OUT</sub> = 200mA	Figure 23
	Switching Wave forms		I <sub>OUT</sub> = 1000mA	Figure 24
			I <sub>OUT</sub> = 3000mA	Figure 25
	Output Vallana Banas Outland	Transition 0.0% 4.5%	I <sub>OUT</sub> = 0mA	Figure 26
	Output Voltage Ramp Control	Transition 0.6V 1.5V	I <sub>OUT</sub> = 1000mA	Figure 27
			I <sub>OUT</sub> = 5mA to 200mA	Figure 28
			$I_{OUT} = 5mA$ to 1000mA	Figure 29
	Load Transient Response		I <sub>OUT</sub> = 200mA to 1000mA	Figure 30
			I <sub>OUT</sub> = 1000mA to 3000mA	Figure 31
	Line Transient Response		V <sub>IN</sub> = 3.2 to 4.2V	Figure 32
I <sub>SD(VIN)</sub> , I <sub>SD(AVIN)</sub>	Shutdown Current at AVIN and VIN	vs. Input Voltage	T <sub>A</sub> = [-40°C, 25°C, 125°C]	Figure 33
	Ouisesset Courset	un lanut Valtaga	T <sub>A</sub> = [-40°C, 25°C, 125°C], auto PFM/PWM	Figure 34
IQ	Quiescent Current	vs. Input Voltage	T <sub>A</sub> = [-40°C, 25°C, 125°C] forced PWM	Figure 35
f <sub>SW</sub>	Switching Frequency	vs. Output Current	V <sub>OUT</sub> = 1.2V	Figure 36
I <sub>LIM</sub>	Current Limit	vs. Input Voltage		Figure 37





#### TYPICAL CHARACTERISTICS (continued)





























60

50

40

30

20

10

TPS6236x


 $T_A = 25^{\circ}C$ 


 $I_{OUT} = 10mA$ 


3.0


Efficiency (%)

#### TYPICAL CHARACTERISTICS (continued)










4.0 4.5 5.0 5.5 Input Voltage (V) G011 Figure 13.


Auto PFM/PWM, V<sub>OUT</sub> = 1.0V

Auto PFM/PWM, V<sub>OUT</sub> = 1.1V Auto PFM/PWM, V<sub>OUT</sub> = 1.4V










# DC OUTPUT VOLTAGE VS OUTPUT CURRENT







Figure 18.






G023

G025







I<sub>OUT</sub> = 1A


TPS62361B
|<sub>OUT</sub> = 1A
|
V<sub>IN</sub> = 3.6V
|
V<sub>OUT</sub> = 1.2V |
V<sub>OUT</sub> 10mV/Div w/ 1.2V Offset


Inductor Current 200mA/Div w/ 1A Offset

Figure 23.

Figure 24.

Time Base - 250ns/Div





#### OUTPUT VOLTAGE RAMP CONTROL NO LOAD




Figure 25.


Figure 26.


G027

G029



## TYPICAL CHARACTERISTICS (continued)








Figure 27.

Figure 28.

G026






Figure 29.

LOAD TRANSIENT RESPONSE I<sub>OUT</sub> RANGE: 200mA to 1A




Figure 30.

G031




 $C_{LOAD} = 22\mu F$ 

I<sub>OUT</sub> = 300mA



TPS62361B C<sub>IN</sub> = 100nF



V<sub>OUT</sub> 20mV/Div w/ 1.2V Offset

Inductor Current 200mA/Div

VIN RANGE: 4.2V to 3.2V

V<sub>OUT</sub> = 1.2V


V<sub>IN</sub> 1V/Div w/ 4.2V Offset


Figure 31.

Figure 32.

QUIESCENT CURRENT

Time Base - 20µs/Div









Figure 33.

Figure 34.





## **FET CURRENT LIMIT**





Figure 37.



### PARAMETER MEASUREMENT INFORMATION



**Table 1. List of Components** 

REFERENCE	DESCRIPTION	MANUFACTURER
TPS6236x	3A Processor Supply with I <sup>2</sup> C Compatible Interface and Remote Sense	Texas Instruments
L	1 µH, 4 mm x 4 mm x 2.1 mm	Coilcraft (XFL4020-102ME1.0)
C <sub>2</sub> , C <sub>4</sub>	10 μF, Ceramic, 6.3V, X5R	Murata (GRM188R60J106ME84D)
C <sub>1</sub> , C <sub>3</sub>	0.1 μF, Ceramic, 10V, X5R	Standard



#### **DETAILED DESCRIPTION**

The TPS6236x are a family of high-frequency synchronous step down dc-dc converter optimized for battery-powered portable applications. With an input voltage range of 2.5V to 5.5V, common battery technologies are supported.

The device provides up to 3A peak load current, operating at 2.5MHz typical switching frequency.

The devices convert to an output voltage range of 0.77V to 1.4V (TPS62360 / TPS62362) and 0.5V to 1.77V (TPS62361B / TPS62363), programmable via I<sup>2</sup>C interface in 10mV steps.

The TPS6236x supports low-voltage DSPs and processor cores in smart-phones and handheld computers, including latest submicron processes and their retention modes and addresses digital voltage scaling technologies such as  $SmartReflex^{TM}$ .

Output Voltages and Modes can be fully programmed via I<sup>2</sup>C. To address different performance operating points and/or startup conditions, the device offers four output voltage / mode presets which can be chosen via dedicated hardware input pins allowing simple and zero latency output voltage transition.

The devices focus on a high output voltage accuracy. The fully differential sensing and the DCS-Control™ architecture achieve precise static and dynamic, transient output voltage regulation. This accounts for stable processor operation. Output voltage security margins can be kept small, resulting in an increased overall system efficiency.

The TPS6236x devices offer high efficiency step down conversion. The area of highest efficiency is extended towards low output currents to increase the efficiency while the processor is operating in retention mode, as well as towards highest output currents reducing the power loss. This addresses the power profile of processors. High efficiency conversion is required for low output currents to support the retention modes of processors, resulting in an increased battery on-time. To address the processor maximum performance operating points with highest output currents, high efficiency conversion is enabled as well to save the battery on-time and reduce input power.

The robust architecture and multiple safety features allow perfect system integration.

The 2mm x 2mm package and the low number of required external components lead to a tiny solution size of approximately less than 25 mm<sup>2</sup>.

#### **OPERATION**

The TPS6236x synchronous switched mode power converters are based on DCS-Control™, an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control architectures.

While a comparator stage provides excellent load transient response, an additional voltage loop ensures high DC accuracy as well. The TPS6236x compensates ground shifts at the load by the differentially sensing the output voltage at the point of load.

The internal ramp generator adds information about the load current and fast output voltage changes. The internally compensated regulation network achieves fast and stable operation with low ESR capacitors.

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5MHz with a controlled frequency variation depending on the input voltage. As the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to light loads. The transition from PWM to Power Save Mode is seamless and avoids output voltage transients.

An internal current limit supports nominal output currents of up to 3A. The TPS6236x family offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

#### **ENABLING AND DISABLING THE DEVICE**

The device is enabled by setting the EN input to a logic high. Accordingly, a logic low disables the device. If the device is enabled, the internal power stage will start switching and regulate the output voltage to the programmed threshold. The EN input must be terminated unless the internal pull down resistor is activated.



The I<sup>2</sup>C interface is operable when VDD and AVIN are present, regardless of the state of the EN pin.

If the device is disabled by pulling the EN to a logic low, the output capacitor can actively be discharged. Per default, this feature is disabled. Programming the EN DISC bit to a logic high will discharge the output capacitor via a typ.  $300\Omega$  path on the SENSE+ pin.

#### **SOFT START**

The device incorporates an internal soft start circuitry that controls the ramp up of the output voltage after enabling the device. This circuitry eliminates inrush current to avoid excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

During soft start, the output voltage is monotonically ramped up to the minimum programmable output voltage. After reaching this threshold, the output voltage is further increased following the slope as programmed in the ramp rate settings (see RAMP RATE CONTROLLING) until reaching the programmed output voltage. Once the nominal voltage is reached, regular operation as described above will continue.

The device is able to start into a pre biased output capacitor as well.

#### PROGRAMMING THE OUTPUT

The TPS6236x devices offer four similar registers to program the output. Two dedicated hardware input pins. VSEL0 and VSEL1, are implemented for choosing the active register. The logic state of VSEL0 and VSEL1 select the register whose settings are present at the output. The VSEL0 and VSEL1 pins must be terminated unless the internal pull-down resistors are activated.

The registers have a certain initial default value (see Table 2) and can be readjusted via I<sup>2</sup>C during operation.

This allows a simple transition between several output options by triggering the dedicated input pins. At the same time since the presets can be readjusted during operation, this offers highest flexibility.

INPUT	PINS			DEFAULT OPERATION MODE	DEFAULT OUTPUT VOLTAGE [V]					
VSEL 1	VSEL 0	PRESET	I <sup>2</sup> C REGISTER	TPS62360, TPS62361B, TPS62362, TPS62363	TPS62360	TPS62361B	TPS62362	TPS62363		
0	0	SET0	0x00h – see Table 13, Table 14, Table 15, Table 16	Power Save Mode	1.40	0.96	1.23	1.20		
0	1	SET1	0x01h – see Table 17, Table 18, Table 19, Table 20	Power Save Mode	1.00	1.40	1.00	1.36		
1	0	SET2	0x02h – see Table 21, Table 22, Table 23, Table 24	Power Save Mode	1.40	1.16	1.20	1.50		
1	1	SET3	0x03h – see Table 25, Table 26, Table 27, Table 28	Power Save Mode	1.10	1.16	1.10	1.00		

**Table 2. Output Presets** 

Via the I<sup>2</sup>C interface and/or the four preset options, the following output parameters can be changed:

- Output voltage from 0.77V to 1.4V (TPS62360/62) and 0.5V to 1.77V (TPS62361B/63) with 10mV granularity
- Mode of operation: Power Save Mode or forced PWM mode

The slope for transition between different output voltages (Ramp Rate) can be changed via I<sup>2</sup>C as well. The slope applies for all presets globally. See RAMP RATE CONTROLLING for further details.

Since the output parameters can be changed by dedicated pins for selecting presets and by I<sup>2</sup>C, the following use scenarios are feasible:

- Control the device via dedicated pins only, after programming the presets, to choose and change within the programmed settings
- Program via I<sup>2</sup>C only. The dedicated input pins have fixed connections. Changes are conducted by changing the preset values of the active register.
- Dedicated input pins and I<sup>2</sup>C mixed operation. The non active presets might be changed. The dedicated input pins are used for the transition to the new output condition. Changes within an active preset via I<sup>2</sup>C are feasible as well.

Submit Documentation Feedback



#### DYNAMIC VOLTAGE SCALING

The output voltage can be adjusted dynamically. Each of the four output registers can be programmed individually by setting OV[5:0] (TPS62360/62) and OV[6:0] (TPS62361B/63) respectively in the SET0, SET1, SET2 and SET3 registers.

Table 3. TPS62360, TPS62362 Output Voltage Settings for Registers SET0, SET1, SET2 and SET3

REGISTERS: SE	REGISTERS: SET0, SET1, SET2, SET3								
OV[D5:D0]	OUTPUT VOLTAGE								
00 0000	770 mV								
00 0001	780 mV								
00 0010	790 mV								
00 0011	800 mV								
•••									
11 1101	1380 mV								
11 1110	1390 mV								
11 1111	1400 mV								

Table 4. TPS62361B, TPS62363 Output Voltage Settings for Registers SET0, SET1, SET2 and SET3

REGISTERS: SET	T0, SET1, SET2, SET3
OV[D6:D0]	OUTPUT VOLTAGE
000 0000	500 mV
000 0001	510 mV
000 0010	520 mV
000 0011	530 mV
111 1101	1750 mV
111 1110	1760 mV
111 1111	1770 mV

If the output voltage is changed at the active register (selected by VSEL0 and VSEL1), these changes will apply after the I<sup>2</sup>C command is sent.

#### POWER SAVE MODE AND FORCED PWM MODE

The TPS6236x devices feature a Power Save Mode to gain efficiency at light output current conditions. The device automatically transitions in both directions between pulse width modulation (PWM) operation at high load and pulse frequency modulation (PFM) operation at light load current. This maintains high efficiency at both light and heavy load currents. In PFM Mode, the device generates single switching pulses when required to maintain the programmed output voltage.

The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

The output current, at which the device transitions from PWM to PFM operation can be estimated as follows:

$$I_{OUT,TRANS} = \frac{V_{IN} - V_{OUT}}{2} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{(f \times L)}$$
(1)

With:

 $V_{IN}$  = Input voltage  $V_{OUT}$  = Output Voltage f =Switching frequency, typ. 2.5 MHz

L = Inductor value



The TPS6236x is optimized for low output voltage ripple. Therefore, the peak inductor current in PFM mode is kept small and can be calculated as follows:

$$I_{L,PFM,peak} = \frac{t_{ON}}{L} \times (V_{IN} - V_{OUT})$$
(2)

And:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 350ns + 20ns \tag{3}$$

With:

V<sub>IN</sub> = Input Voltage

 $V_{OUT}$  = Output Voltage

t<sub>ON</sub> = On-time of the High Side FET, from Equation 3

L = Inductor value

The TPS6236x offers a forced PWM mode as well. In this mode, the converter is forced in PWM mode even at light load currents. This comes with the benefit that the converter is operating with lower output voltage ripple. Compared to the PFM mode, the efficiency is lower during light load currents.

According to the output voltage, the Power Save Mode / forced PWM Mode can be programmed individually for each preset via  $I^2C$  by setting the MODE0 – MODE3 bit D7. Table 2 shows the factory presets after enabling the  $I^2C$ . For additional flexibility, the Power Save Mode can be changed at a preset that is currently active.

#### RAMP RATE CONTROLLING

If the output voltage is changed, the TPS6236x can actively control the voltage ramp rate during the transition. An internal oscillator is embedded for high timing precision.

Figure 38 and Figure 39 show the operation principle. If the output voltage changes, the device will change the output voltage through discrete steps with a programmable ramp rate resulting in a corresponding transition time.

The ramp up/down slope can be programmed via I<sup>2</sup>C interface (see Table 5).

Table 5. Ramp Rates

DMD [2.0]	RAM	P RATE
RMP [2:0]	[mV/µs]	[µs/10mV]
000	32	0.3125
001	16	0.625
010	8	1.25
011	4	2.5
100	2	5
101	1	10
110	0.5	20
111	0.25	40

For a transition of the output voltage from  $V_{\text{OUT,A}}$  to  $V_{\text{OUT,B}}$  and vice versa, the resulting ramp up/down slope can be calculated as

$$\frac{\Delta V_{OUT}}{\Delta t} = 32 \frac{mV}{\mu s} \frac{1}{2^{(RMP[2-0])_2}}$$
 (4)

If the device is operating in forced PWM Mode, the device actively controls both the ramp up and down slope.

If Power Save Mode is activated, the ramp up phase follows the programmed slope.

To force the output voltage to follow the ramp down slope in Power Save Mode, the RAMP\_PFM bit needs to be set. This will force the converter to follow the ramp down slope during PFM operation as well.



If the RAMP\_PFM bit is not set in Power Save Mode, the slope can be less at low output currents since the device does not actively source energy back from the output capacitor to the input or it might be sharper at high output currents since the output capacitor is discharged quickly.




Figure 38. Ramp Up




Figure 39. Ramp Down

The TPS62360 and TPS62362 ramp the output voltage taking 10mV steps, while the TPS62361B and TPS62363 ramp taking 20mV steps with a final 10mV step if required. The resulting slope remains equal for both devices.

While the output voltage setpoint is changed in a digital stair step fashion, the connected output capacitor flattens the steps to create a linear change in the output voltage.

#### SAFE OPERATION AND PROTECTION FEATURES

#### **Inductor Current Limit**

The inductor current limiting prevents the device from drawing high inductor current and excessive current from the battery. Excessive current might occur with a shorted/saturated inductor or a heavy load/shorted output circuit condition.

The incorporated inductor peak current limit measures the current while the high side power MOSFET is turned on. Once the current limit is tripped, the high side MOSFET is turned off and the low side MOSFET is turned on to ramp down the inductor current. This prevents high currents to be drawn from the battery.

Once the low side MOSFET is on, the low side forward current limit keeps the low side MOSFET on until the current through it decreases below the low side forward current limit threshold.

The negative current limit acts if current is flowing back to the battery from the output. It works differently in PWM and PFM operation. In PWM operation, the negative current limit prevents excessive current from flowing back through the inductor to the battery, preventing abnormal voltage conditions at the switching node. In PFM operation, a zero current limits any power flow back to the battery by preventing negative inductor current.



#### Die Temperature Monitoring and Over Temperature Protection

The TPS6236x offers two stages of die temperature monitoring and protection.

The Early Warning Monitoring Feature monitors the device temperature and provides the host an indication that the die temperature is in the higher range. If the device's junction temperature, T<sub>J</sub>, exceeds 120°C typical, the TJEW bit is set high. To avoid the thermal shutdown being triggered, the current drawn from the TPS6236x should be reduced at this early stage.

The Over Temperature Protection feature disables the device if the temperature increases due to heavy load and/or high ambient temperature. It monitors the device die temperature and, if required, triggers the device into shutdown until the die temperature falls sufficiently.

If the junction temperature,  $T_J$ , exceeds 150°C typical, the device goes into thermal shutdown. In this mode, the power stage is turned off. During thermal shutdown, the  $I^2C$  interface remains operable. All register values are kept.

For the thermal shutdown, a hysteresis of 20°C typical is implemented allowing the device to cool after the shutdown is triggered. Once the junction temperature  $T_J$  cools down to 130°C typical, the device resumes operation.

If a thermal shutdown has occurred, the TJTS bit is latched and remains a logic high as long as VDD and AVIN are present and until the bit is reset by the host.

## **Input Under Voltage Protection**

The input under voltage protection is implemented in order to prevent operation of the device for low input voltage conditions. If the device is enabled, it prevents the device from switching if AVIN falls below the under voltage lockout threshold. If the AVIN under voltage protection threshold is tripped, the device will go into under voltage shutdown instantaneously, turning the power stage off and resetting all internal registers. The input under voltage protection is also implemented on the VDD input. If the VDD under voltage protection threshold is tripped, the device will reset all internal registers.

A under voltage lockout hysteresis of V<sub>UVLO.HYST(AVIN)</sub> at AVIN and V<sub>UVLO.HYST(VDD)</sub> at VDD is implemented.

The I<sup>2</sup>C compatible interface remains fully functional if AVIN and VDD are present. If the under voltage lockout of AVIN or VDD is triggered during operation, all internal registers are reset to their default values. Figure 40 shows the UVLO block diagram.




Figure 40. UVLO State Chart

By connecting VIN and AVIN to the same potential, VIN is included in the under voltage monitoring. If a low pass input filter is applied at AVIN (not mandatory for the TPS6236x), the delay and shift in the voltage level can be calculated by taking the typical quiescent current  $I_Q$  at AVIN. As an example, for  $I_Q$  and  $10\Omega$  series resistance, this results in a minimal static shift of approx.  $560\mu$ V.

VIN and AVIN must be connected to the same source for proper device operation.

Submit Documentation Feedback



#### APPLICATION INFORMATION

#### I<sup>2</sup>C INTERFACE

#### **Serial Interface Description**

I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is *idle*, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A *master* device, usually a micro controller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A *slave* device receives and/or transmits data on the bus under control of the master device.

The TPS6236x device works as a *slave* and supports the following data transfer *modes*, as defined in the I<sup>2</sup>C-Bus Specification:

- Standard mode (100 kbps)
- Fast mode (400 kbps)
- Fast mode plus (1Mbps)
- High-speed mode (3.4 Mbps)

The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as VDD and AVIN are present in the specified range. Tripping the under voltage lockout of AVIN or VDD deletes the registers and establishes the default values once the supply is present again.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from F/S-mode, and it is referred to as HS-mode. The TPS6236x device supports 7-bit addressing. 10-bit addressing and general call addressing are not supported.

Table 6 shows the TPS6236x devices and their assigned I<sup>2</sup>C addresses.

Table 6. I<sup>2</sup>C Address

	I <sup>2</sup> C ADDRESS					
DEVICE OPTION	HEXADECIMAL CODED	BINARY CODED				
TPS62360	(0x60) <sub>HEX</sub>	(110 0000)2				
TPS62361B	(0x60) <sub>HEX</sub>	(110 0000)2				
TPS62362	(0x60) <sub>HEX</sub>	(110 0000) <sub>2</sub>				
TPS62363	(0x60) <sub>HEX</sub>	(110 0000) <sub>2</sub>				

#### F/S-Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 41. All I<sup>2</sup>C-compatible devices should recognize a start condition.




Figure 41. START and STOP Conditions

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 42). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 43) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




Figure 42. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 41). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section will result in 00h being read out.




Figure 43. Acknowledge on the I<sup>2</sup>C Bus




Figure 44. Bus Protocol



#### **HS-Mode Protocol**

When the bus is idle, both SDA and SCL lines are pulled high by the pull-up devices.

The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4 Mbps operation.

The master then generates a *repeated start condition* (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section will result in 00h being read out.

#### I<sup>2</sup>C UPDATE SEQUENCE

The TPS6236x requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single update. After the receipt of each byte, the TPS6236x device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the TPS6236x. The TPS6236x performs an update on the falling edge of the acknowledge signal that follows the LSB byte.



Figure 45. Write Data Transfer Format in F/S-Mode




Figure 46. Read Data Transfer Format in F/S-Mode




Figure 47. Data Transfer Format in H/S-Mode



#### **Slave Address Byte**

MSB							LSB
X	X	X	X	X	X	A1	A0

The slave address byte is the first byte received following the START condition from the master device.

#### Register Address Byte

MSB									
0	0	0	0	0	D2	D1	D0		

Following the successful acknowledgment of the slave address, the bus master will send a byte to the TPS6236x, which will contain the address of the register to be accessed.

#### I<sup>2</sup>C REGISTER RESET

The I<sup>2</sup>C registers can be reset by pulling VDD below the VDD Under Voltage Level,  $V_{DD,UVLO}$ . VDD can be used as a hardware reset function to reset the registers to defaults, if VDD is supplied by a GPIO of the host. The host's GPIO must be capable of driving  $I_{VDD,max}$ .

Refer to the Input Under Voltage Protection section for details.

#### PULL DOWN RESISTORS

The EN, VSEL0 and VSEL1 inputs feature internal pull down resistors to discharge the potential if one of the pins is not connected or is triggered by a high impedance source. See Figure 48. By default, the pull down resistors are enabled.




Figure 48. Pull Down Resistors at EN, VSEL0 and VSEL1 Pins

If a pin is read as a logic HIGH, its pull down resistor is disconnected dynamically to reduce power consumption.

To achieve lowest possible quiescent current or if external pull up/down resistors are employed, the internal pull down resistors can be disabled individually at EN, VSEL0 and VSEL1 by I<sup>2</sup>C programming the registers PD\_EN, PD\_VSEL0 and PD\_VSEL1.

#### INPUT CAPACITOR SELECTION

The input capacitor is required to buffer the pulsing current drawn by the device at VIN and reducing the input voltage ripple. The pulsing current is originated by the operation principles of a step down converter.

Low ESR input capacitors are required for best input voltage filtering and minimal interference with other system components. For best performance, ceramic capacitors with a low ESR at the switching frequency are recommended. X7R or X5R type capacitors should be used.

A ceramic input capacitor in the nominal range of  $C_{IN}$  = 10 $\mu$ F to 22 $\mu$ F should be a good choice for most application scenarios. In general, there is no upper limit for increasing the input capacitor.

For typical operation, a  $10\mu F$  X5R type capacitor is recommended. DC bias effects reduce the effective capacitance of MLCC capacitors as a function of the voltage applied. This effect needs to be factored in when choosing an input capacitor by choosing the proper voltage rating. Table 7 shows a list of recommended capacitors.



#### **Table 7. List of Recommended Capacitors**

CAPACITANCE [μF]	TYPE	DIMENSIONS L x W x H [mm <sup>3</sup> ]	MANUFACTURER
10	GRM188R60J106M	0603: 1.6 x 0.8 x 0.8	Murata
10	CL10A106MQ8NRNC	0603: 1.6 x 0.8 x 0.8	Samsung
22	GRM188R60G226M	0603: 1.6 x 0.8 x 0.8	Murata
22	CL10A106MQ8NRNC	0603: 1.6 x 0.8 x 0.8	Samsung

#### **DECOUPLING CAPACITORS AT AVIN, VDD**

Noise impacts can be reduced by buffering AVIN and VDD with a decoupling capacitor. It is recommended to buffer AVIN and VDD with a X5R or X7R ceramic capacitor of at least  $0.1\mu F$  connected between AVIN, AGND and VDD, AGND respectively. The capacitor closest to the pin should be kept small (<  $0.22\mu F$ ) in order to keep a low impedance at high frequencies. In general, there is no upper limit for the total capacitance.

Adding a low pass input filter at AVIN (e.g. by adding  $R_{LP} = 10\Omega$  resistor in series) is not mandatory for the TPS6236x. It can be used if the supply rail at very noisy (e.g. by the use of a pre-regulator) to filter away aggressive noise. See Figure 49.




Figure 49. Optional Low Pass Filter at AVIN

#### INDUCTOR SELECTION

The choice of the inductor type and value has an impact on the inductor ripple current, the transition point of PFM to PWM operation, the output voltage ripple and accuracy. The subsections below support for choosing the proper inductor.

## **Inductance Value**

The TPS6236x is designed for best operation with a nominal inductance value of 1µH.

Inductances down to  $0.47\mu H$  nominal may be used to improve the load transient behavior or to decrease the total solution size. See OUTPUT FILTER DESIGN for details.

Depending on the inductance, using inductances lower than 1µH results in a higher inductor current ripple. It can be calculated as:

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$
(5)

With:

 $V_{IN}$  = Input Voltage

V<sub>OUT</sub> = Output Voltage

f = Switching frequency, typ. 2.5 MHz

L = Inductance

#### **Inductor Saturation Current**

The inductor needs to be selected for its current rating. To pick the proper saturation current rating, the maximum inductor current can be calculated as:



$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$
 (6)

With:

 $\Delta I_L$  = Inductor ripple current (see Equation 5)

 $I_{OUT,MAX} = Maximum output current$ 

Since the inductance can be decreased by saturation effects and temperature impact, the inductor needs to be chosen to have an effective inductance of at least 0.3µH under temperature and saturation effects.

Table 8 shows a list of inductors that have been used with the TPS6236x. Special care needs to be taken for choosing the proper inductor, taking e.g. the load profile into account.

**Table 8. List of Recommended Inductors** 

INDUCTANCE [µH]	SATURATION CURRENT RATING <sup>(1)</sup> (\(\Delta\L'\) L =30%, typ) [A]	TEMPERATURE CURRENT RATING <sup>(1)</sup> (ΔT =40°C, typ) [A]	DIMENSIONS L x W x H [mm <sup>3</sup> ]	DC RESISTANCE [mΩ typ]	ТҮРЕ	MANUFACTURER
1.0	5.4	11.0	4.0 x 4.0 x 2.1	11	XFL4020-102ME1.0	Coilcraft
1.0	4.7	3.6	3.2 x 2.5 x 1.2	34	DFE322512C	Toko
1.0	6.0	4.1	4.4 x 4.1 x 1.2	38	SPM4012	TDK
1.0	4.7	3.8	3.2 x 2.5 x 1.2	35	PILE32251B- 1R0MS-11 <sup>(2)</sup>	Cyntec
1.0	4.5	7.0	4.15 x 4.0 x 1.8	24	PIMB042T-1R0MS- 11	Cyntec
1.0	4.2	3.7	2.5 x 2.0 x 1.2	38	DFE252012R -H- 1R0N <sup>(2)</sup>	Toko
0.47	6.6	11.2	4.0 x 4.0 x 1.5	8	XFL4015-471M	Coilcraft
0.47	5	4.5	2.5 x 2.0 x 1.2	23	PIFE25201B- R47MS-11 <sup>(2)</sup>	Cyntec
0.47	5.2	4.4	2.5 x 2.0 x 1.2	27	DFE252012R -H- R47N <sup>(3)</sup>	Toko

<sup>(1)</sup> Excessive inductor temperature might result in a further effective inductance drop which might be below or close to the max. current limit threshold, I<sub>LIM,max</sub>, depending on the inductor, use case and thermal board design. Proper saturation current rating must be verified, taking into account the use scenario and thermal board layout.

#### **OUTPUT CAPACITOR SELECTION**

The unique hysteretic control scheme allows the use of tiny ceramic capacitors. For best performance, ceramic capacitors with low ESR values are recommended to achieve high conversion efficiency and low output voltage ripple. For stable operation, X7R or X5R type capacitors are recommended.

The TPS6236x is designed to operate with a minimum output capacitor of  $10\mu F$  for a  $1\mu H$  inductor and  $2x10\mu F$  for a  $0.47\mu H$  inductor, placed at the device's output. In addition, a  $0.1\mu F$  capacitor can be added to the output to reduce the high frequency content created by a very sudden load change. For stability, an overall maximum output capacitance must not be exceeded. See OUTPUT FILTER DESIGN.

Table 7 shows a list of tested capacitors. The TPS6236x is not designed for use with polymer, tantalum, or electrolytic output capacitors.

#### **OUTPUT FILTER DESIGN**

The inductor and the output capacitors create the output filter. The output capacitors consist of  $C_{OUT}$  and buffer capacitors at the load,  $C_{LOAD}$ . See Figure 50. Buffering the load by ceramic capacitors,  $C_{LOAD}$ , improves the voltage quality at the load input and the dynamic load step behavior. This is especially true if the trace between the TPS6236x and the load is longer than the smallest possible.

Submit Documentation Feedback

<sup>(2)</sup> Product preview, release planned for Q3/4 2012. Contact manufacturer for details.

<sup>(3)</sup> Under development, typ. data might change. Contact manufacturer for schedule and details.






Figure 50. L, C<sub>OUT</sub> and C<sub>LOAD</sub> Forming the Output Filter

Depending on the chosen inductor value, a certain minimum output capacitor  $C_{OUT}$  must be present. Also depending on the chosen inductor value, a maximum output and buffer capacitor configuration ( $C_{OUT} + C_{LOAD}$ ) must not be exceeded. Figure 51 shows the range of L,  $C_{OUT}$  and  $C_{LOAD}$  that create a stable output filter.




Figure 51. Recommended L, C<sub>OUT</sub> and C<sub>LOAD</sub> Combinations

Within the allowed output filter range, a certain filter can be chosen to improve further on application specific key parameters.

The choice of the inductance, L, affects the inductor current ripple, output voltage ripple, the PFM to PWM transition point and the PFM operation switching frequency.

The TPS6236x is designed for operation with a nominal inductance value of  $1\mu H$ . Inductances down to  $0.47\mu H$  nominal may be used to improve the load transient behavior or to decrease the total solution size. This increases the inductor current ripple (see Equation 5). As a consequence, the output voltage ripple is increased if the output capacitance is kept constant. The increased inductor ripple current also causes higher peak inductor currents (see Equation 6), requiring a higher saturation current rating. Furthermore, the PFM switching frequency is decreased and the automatic PFM to PWM transition occurs at a higher output current (see Equation 1).

The choice of the output and buffer capacitance ( $C_{OUT}$  and  $C_{LOAD}$ ) affects the load step behavior, output voltage ripple, PFM switching frequency and output voltage transition time.

A higher output capacitance improves the load step behavior and reduces the output voltage ripple as well as decreasing the PFM switching frequency. For very large output filter combinations, the output voltage might be slower than the programmed ramp rate at voltage transitions (see RAMP RATE CONTROLLING) because of the higher energy stored on the output capacitance. At startup, the time required to charge the output capacitor to 0.5V might be longer. At shutdown, if the output capacitor is discharged by the internal discharge resistor (see ENABLING AND DISABLING THE DEVICE), this requires more time to settle  $V_{OUT}$  down as a consequence of the increased time constant  $\tau = R_{DISCHARGE} \times (C_{OUT} + C_{LOAD})$ .

For further performance or specific demands, these values might be tweaked. In any case, the loop stability should be checked since the control loop stability might be affected. At light loads, if the device is operating in PFM Mode, choosing a higher value minimizes the voltage ripple resulting in a better DC output accuracy.



#### THERMAL AND DEVICE LIFE TIME INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Thermal performance can be enhanced by proper PCB layout. Wide power traces come with the ability to sink dissipated heat. This can be improved further on multi layer PCB designs with vias to different layers.

Proper PCB layout with a focus on thermal performance results in a reduced junction-to-ambient thermal resistance  $\theta_{JA}$  and thereby reduces the device junction temperature,  $T_J$ .

The TI reliability requirement for the silicon chip's life time (100K Power-On-Hours at  $T_J = 105^{\circ}\text{C}$ ) is affected by the junction temperature and the continuously drawn current at the VIN pin and the SW pins. In order to be consistent with the TI reliability requirement for the silicon chips (100000 Power-On-Hours at  $T_J = 105^{\circ}\text{C}$ ), the VIN pin current should not continuously exceed 1275mA and the SW pins current should not continuously exceed 2550mA so as to prevent electromigration failure in the solder bump. Drawing 1150mA at VIN would, as an example, be the case for typically  $I_{OUT} = 2350$ mA,  $V_{OUT} = 1.5$ V and  $V_{IN} = 3.6$ V.

Exceeding the VIN pin / SW pins current rating might affect the device reliability. As an example, drawing current peaks of  $I_{OUT} = 3000$ mA with up to 10% of the application time over a base continuous output current of  $I_{OUT} = 2000$ mA might reduce the Power-on-Hours to 90000 hours for conditions such as  $V_{IN} = 2.7$ V,  $V_{OUT} = 1.5$ V,  $V_{OU$ 

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and IC Package Thermal Metrics Application Note (SPRA953).

#### **PCB LAYOUT**

The PCB layout is an important step to maintain the high performance of the TPS6236x. Both the high current and the fast switching nodes demand full attention to the PCB layout to save the robustness of the TPS6236x through the PCB layout. Improper layout might show the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency.

#### Signal Routing Strategy

The TPS6236x is a mixed signal IC. Depending on the function of a pin or trace, different board layout strategies must be addressed to achieve a good design. Due to the nature of a switching converter, some signals are sensitive to influence from other signals (aggressors). The sense lines, SENSE+ and SENSE-, are sensitive to the aggressors, which are high bandwidth I/O pins (SCL and SDA) and the switch node (SW) and their connected traces. Special care must be taken to avoid cross-talk between between them.

The following recommendations need to be followed:

- PGND, VIN and SW should be routed on thick layers. They must not surround inner signal layers which are
  not able to withstand interference from noisy PGND, VIN and SW. They create a flux which is determined by
  the switching frequency. The flux generated affects neighboring layers due to capacitive coupling across
  layers.
- AGND, AVIN and VDD must be isolated from noisy signals.
- If crossing layers is required for PGND, VIN and SW, they must be dimensioned to support the high currents to not cause high IR drops. In general, changing the layers frequently must be avoided.
- Signal traces, and especially the sense lines (SENSE+ and SENSE-), must be kept away from noisy traces/ signals. Avoid capacitive coupling with neighboring noisy layers by cutting away the overlapping areas close to signal traces. Special care must be taken for the sense lines to avoid inductive / capacitive cross-talk from aggressors, both from noisy lines as well as external inductors which generate magnetic fields.
- Care should be taken for a proper thermal layout. Wide traces, connecting through the layers with vias, provides a proper thermal path to sink the heat energy created from the device and inductor.

Submit Documentation Feedback



#### **External Components Placement**

The input capacitor at VIN must be placed closest to the IC for proper operation. The decoupling caps at AVIN and VDD reduce noise impacts and should be placed as close to the IC as possible. The output filter, consisting of  $C_{OUT}$  and L, converts the switching signal at SW to the noiseless output voltage. It should be placed as close as possible to the device keeping the switch node small, for best EMI behavior.

#### Trace routing

Route the VIN trace wide and thick to avoid IR drops. The trace between the input capacitor's higher node and VIN as well as the trace between the input capacitor's lower node and PGND must be kept as short as possible. Parasitic inductance on these traces must be kept as tiny as possible for proper device operation.

AVIN and AGND should be isolated from noisy signals. Route the AGND to the star ground point where no IR drop occurs. The input cap at AVIN isolates noise. Proceed with VDD and AGND in a similar manner.

The trace between the switch node, SW, must connect directly to the inductor followed by the output capacitors,  $C_{OUT}$ . The switch node is an aggressor. Keeping this trace short reduces noise being radiated and improves EMI behavior. The lower node of the output capacitor,  $C_{OUT}$ , needs to connect to the star ground point. The TPS6236x supports the point of load concept (POL). Input caps at the POL do not need to be placed closest to the IC; they should be placed close to the POL. Route the traces between the TPS6236x's output capacitor and the load's input capacitors direct and wide to avoid losses due to the IR drop.

Connect the sense lines to the POL. This puts into practice the remote sensing concept, allowing the device to regulate the voltage at the POL, compensating IR drops. If possible, make a Kelvin connection to the load device. The sense lines are susceptible to noise. They must be kept away from noisy signals such as PGND, VIN, and SW, as well as high bandwidth signals such as the I<sup>2</sup>C bus. Avoid both capacitive as well as inductive coupling by keeping the sense lines short, direct and close to each other. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane if possible. Running the signal as a differential pair is recommended.

The PGND nodes at  $C_{IN}$  and  $C_{OUT}$  can be connected underneath the IC at the PGND pins (star point). Make sure that small signal traces returning to the AGND do not share the high current path at PGND to  $C_{IN}$  and  $C_{OUT}$ .

See Figure 52 for the recommended layout.




Figure 52. Layout Suggestion (top view) with 3225 Inductor. Overall Solution Size: 27.5mm<sup>2</sup>



#### **REGISTER SETTINGS**

#### Overview

## Table 9. TPS62360 Register Settings Overview

		RESET /	DEAD /	REGISTER (default / reset values) MSB LSB								
ADDRESS	REGISTER	DEFAULT	READ / WRITE	MSB								
		STATE		D7	D6	D5	D4	D3	D2	D1	D0	
0x00h	SET0	0x111111	R/W	MODE0				OV0	[5:0]			
0x01h	SET1	0x010111	R/W	MODE1		OV1[5:0]						
0x02h	SET2	0x111111	R/W	MODE2		OV2[5:0]						
0x03h	SET3	0x100001	R/W	MODE3				OV3	[5:0]			
0x04h	Ctrl	111xxxxx	R/W	PD_EN	PD_VSEL0	PD_VSEL1						
0x05h	Temp	xxxxx000	R/W						DIS_TS	TJEW	TJTS	
0x06h	RmpCtrl	000xx00x	R/W		RMP[2:0]				EN_DISC	RAMP_PFM		
0x07h	(Reserved)	XXXXXXX										
0x08h	Chip_ID	100000xx	R									
0x09h	Chip_ID	1000000	K									

## Table 10. TPS62361B Register Settings Overview

	DECISTED	RESET /	READ / WRITE	REGISTER (default / reset values)							
ADDRESS	REGISTER	DEFAULT		MSB							
		STATE		D7	D6	D5	D4	D3	D2	D1	D0
0x00h	SET0	00101110	R/W	MODE0				OV0[6:0]			
0x01h	SET1	01011010	R/W	MODE1				OV1[6:0]			
0x02h	SET2	01000010	R/W	MODE2				OV2[6:0]			
0x03h	SET3	01000010	R/W	MODE3				OV3[6:0]			
0x04h	Ctrl	111xxxxx	R/W	PD_EN	PD_VSEL0	PD_VSEL1					
0x05h	Temp	xxxxx000	R/W						DIS_TS	TJEW	TJTS
0x06h	RmpCtrl	000xx00x	R/W		RMP[2:0]				EN_DISC	RAMP_PFM	
0x07h	(Reserved)	XXXXXXX									
0x08h	Chip_ID	100001	Б								
0x09h	Chip_ID	100001xx	R								

## Table 11. TPS62362 Register Settings Overview

		RESET /		REGISTER (default / reset values)								
ADDRESS	REGISTER	DEFAULT	READ / WRITE	MSB							LSB	
		STATE	Willia	D7	D6	D5	D4	D3	D2	D1	D0	
0x00h	SET0	0x101110	R/W	MODE0				OV0[	5:0]			
0x01h	SET1	0x010111	R/W	MODE1		OV1[5:0]						
0x02h	SET2	0x101011	R/W	MODE2		OV2[5:0]						
0x03h	SET3	0x100001	R/W	MODE3				OV3[	5:0]			
0x04h	Ctrl	111xxxxx	R/W	PD_EN	PD_VSEL0	PD_VSEL1						
0x05h	Temp	xxxxx000	R/W						DIS_TS	TJEW	TJTS	
0x06h	RmpCtrl	000xx00x	R/W		RMP[2:0]				EN_DISC	RAMP_PFM		
0x07h	(Reserved)	xxxxxxx										
0x08h	Chip_ID	100010xx	R									
0x09h	Chip_ID	10001033	IX.									

Submit Documentation Feedback



## Table 12. TPS62363 Register Settings Overview

		RESET /				REGI	STER (defa	ult / reset val	ues)		REGISTER (default / reset values)							
ADDRESS	REGISTER	DEFAULT	READ / WRITE	MSB							LSB							
		STATE	******	D7	D6	D5	D4	D3	D2	D1	D0							
0x00h	SET0	01000110	R/W	MODE0				OV0[6:0]										
0x01h	SET1	01010011	R/W	MODE1				OV1[6:0]										
0x02h	SET2	01100100	R/W	MODE2	MODE2 OV2[6:0]													
0x03h	SET3	00110010	R/W	MODE3				OV3[6:0]										
0x04h	Ctrl	111xxxxx	R/W	PD_EN	PD_VSEL0	PD_VSEL1												
0x05h	Temp	xxxxx000	R/W						DIS_TS	TJEW	TJTS							
0x06h	RmpCtrl	000xx00x	R/W		RMP[2:0]				EN_DISC	RAMP_PFM								
0x07h	(Reserved)	xxxxxxx																
0x08h	Chip_ID	100001xx	R															
0x09h	Chip_ID	100001XX	K															



## Register 0x00h Description: SET0

The register settings apply by choosing SET0 ( VSEL1 = LOW, VSEL0 = LOW).

## Table 13. TPS62360 Register 0x00h Description

REG	REGISTER ADDRESS: 0x00h Read/Write																							
BIT	NAME	DEFA	ULT		DESCRIPTION																			
D7	MODE0	MSB	0	0 = PFM / I	Operation mode for SET0 0 = PFM / PWM mode operation 1 = Forced PWM mode operation																			
D6			х	Reserved f	or future use																			
D5			1	Output voltage for SET0 Default: $(111111)_2 = 1.4V$																				
D4			1	D5-D0	Output voltage																			
D3			1	00 0000	770 mV																			
D2	OV0[5:0]																				4	00 0001	780 mV	
D2	0 1 0[0.0]		I	00 0010	790 mV																			
D1				_	-																			
וט			ı	11 1111	1400 mV																			
D0		LSB	1	V <sub>OUT</sub> = (xx	V <sub>OUT</sub> = (xx xxxx) <sub>2</sub> × 10mV + 770 mV																			

## Table 14. TPS62361B Register 0x00h Description

REG	REGISTER ADDRESS: 0x00h Read/Write															
BIT	NAME	DEFA	ULT		DESCRIPTION											
D7	MODE0	MSB	0	0 = PFM / P	Operation mode for SET0 0 = PFM / PWM mode operation 1 = Forced PWM mode operation											
D6			0		age for SET0											
D5			1	Default: (01	$(01110)_2 = 0.96V$											
D4			0	D6-D0	Output voltage											
D3			1	000 0000	500 mV											
D2	OV0[6:0]													4	000 0001	510 mV
DZ			ı	000 0010	520 mV											
D1			1													
וט			!	111 1111	1770 mV											
D0		LSB	0	V <sub>OUT</sub> = (xxx	( xxxx) <sub>2</sub> x 10mV + 500 mV											

Submit Documentation Feedback



## Table 15. TPS62362 Register 0x00h Description

REG	REGISTER ADDRESS: 0x00h Read/Write									
BIT	NAME	DEFA	ULT		DESCRIPTION					
D7	MODE0	MSB	0	0 = PFM / I	Operation mode for SET0 0 = PFM / PWM mode operation 1 = Forced PWM mode operation					
D6			х	Reserved f	or future use					
D5			1	Output voltage for SET0 Default: (101110) <sub>2</sub> = 1.23V						
D4							0	D5-D0	Output voltage	
D3			1	00 0000	770 mV					
D2	OV0[5:0]					4	00 0001	780 mV		
DZ	0.0[0.0]		'	00 0010	790 mV					
D1										
וט			ı	11 1111	1400 mV					
D0		LSB	0	V <sub>OUT</sub> = (xx	V <sub>OUT</sub> = (xx xxxx) <sub>2</sub> × 10mV + 770 mV					

## Table 16. TPS62363 Register 0x00h Description

REG	REGISTER ADDRESS: 0x00h Read/Write								
BIT	NAME	DEFA	ULT			DES	SCRIPTION		
D7	MODE0	MSB	0	0 = PFM / P	Operation mode for SET0 0 = PFM / PWM mode operation 1 = Forced PWM mode operation				
D6			1		ige for SET0				
D5			0	Default: (10	00110) <sub>2</sub> = 1.2V		_		
D4			0	D6-D0	Output voltage				
D3			0	000 0000	500 mV				
D2	OV0[6:0]		1	000 0001	510 mV				
DZ			'	000 0010	520 mV				
D1			1						
<i>D</i> 1			'	111 1111	1770 mV				
D0		LSB	0	$V_{OUT} = (xxx)$	xxxx) <sub>2</sub> × 10mV + 500 mV				



## Register 0x01h Description: SET1

The register settings apply by choosing SET1 ( VSEL1 = LOW, VSEL0 = HIGH).

## Table 17. TPS62360 Register 0x01h Description

REG	REGISTER ADDRESS: 0x01h Read/Write													
BIT	NAME	DEFA	ULT		DESCRIPTION									
D7	MODE1	MSB	0	0 = PFM / F	Operation mode for SET1 0 = PFM / PWM mode operation 1 = Forced PWM mode operation									
D6			х	Reserved for	Reserved for future use									
D5			0	Output volta Default: (01	Output voltage for SET1 Default: (010111) <sub>2</sub> = 1.0V									
D4			1	D5-D0	Output voltage									
D3			0	00 0000	770 mV									
D2	OV1[5:0]										4	00 0001	780 mV	
DZ	0 1 .[0.0]		ı	00 0010	790 mV									
D1			1											
וט			ı	11 1111	1400 mV									
D0		LSB	1	$V_{OUT} = (xx$	xxxx) <sub>2</sub> × 10mV + 770 mV	$V_{OUT} = (xx xxxx)_2 \times 10 \text{mV} + 770 \text{ mV}$								

## Table 18. TPS62361B Register 0x01h Description

REG	REGISTER ADDRESS: 0x01h Read/Write																								
BIT	NAME	DEFA	ULT		DE	SCRIPTION																			
D7	MODE1	MSB	0	0 = PFM / P	Operation mode for SET1 0 = PFM / PWM mode operation 1 = Forced PWM mode operation																				
D6			1		ige for SET1																				
D5			0	Default: (10	11010) <sub>2</sub> = 1.4V																				
D4			1	D6-D0	Output voltage																				
D3			1	000 0000	500 mV																				
D2	OV1[6:0]						Ì								ļ							0	000 0001	510 mV	
DZ			0	000 0010	520 mV																				
<b>D</b> 4							-	4																	
D1			1	111 1111	1770 mV																				
D0		LSB	0	V <sub>OUT</sub> = (xxx	$V_{OUT} = (xxx xxxx)_2 \times 10 \text{mV} + 500 \text{ mV}$																				

40 Subn



## Table 19. TPS62362 Register 0x01h Description

REG	REGISTER ADDRESS: 0x01h Read/Write													
BIT	NAME	DEFA	ULT		DES	SCRIPTION								
D7	MODE1	MSB	0	0 = PFM / I	Operation mode for SET1 0 = PFM / PWM mode operation 1 = Forced PWM mode operation									
D6			х	Reserved f	or future use									
D5			0	Output volta Default: (01										
D4			1	D5-D0	Output voltage									
D3			0	00 0000	770 mV									
D2	OV1[5:0]										1	00 0001	780 mV	
DZ	0 1 .[0.0]		ı	00 0010	790 mV									
D1			1											
וט			1	11 1111	1400 mV									
D0		LSB	1	V <sub>OUT</sub> = (xx	xxxx) <sub>2</sub> × 10mV + 770 mV									

## Table 20. TPS62363 Register 0x01h Description

REG	REGISTER ADDRESS: 0x01h Read/Write																
BIT	NAME	DEFA	ULT			DES	SCRIPTIO										
D7	MODE1	MSB	0	Operation mode for SET1 0 = PFM / PWM mode operation 1 = Forced PWM mode operation													
D6			1	Output volta													
D5			0	Default: (10	10011) <sub>2</sub> = 1.36V		_										
D4			1	D6-D0	Output voltage												
D3			0	000 0000	500 mV												
D2	OV1[6:0]												0	000 0001	510 mV		
DZ			0	000 0010	520 mV												
D1			1														
٥,			'	111 1111	1770 mV												
D0		LSB	1	$V_{OUT} = (xxx)$	xxxx) <sub>2</sub> × 10mV + 500 mV	,											



## Register 0x02h Description: SET2

The register settings apply by choosing SET2 ( VSEL1 = HIGH, VSEL0 = LOW).

## Table 21. TPS62360 Register 0x02h Description

REG	REGISTER ADDRESS: 0x02h Read/Write																	
BIT	NAME	DEFA	ULT			DESCRIPTION												
D7	MODE2	MSB	0	0 = PFM / F	Operation mode for SET2 0 = PFM / PWM mode operation 1 = Forced PWM mode operation													
D6			х	Reserved for	or future use													
D5			1	Output volta Default: (11	Output voltage for SET2 Default: (111111) <sub>2</sub> = 1.4V													
D4			1	D5-D0	Output voltage													
D3			1	00 0000	770 mV													
D2	OV2[5:0]							ļ							4	00 0001	780 mV	
DZ	0.7=[0.0]		ı	00 0010	790 mV													
D1			4															
וט			ı	11 1111	1400 mV													
D0		LSB	1	$V_{OUT} = (xx$	$V_{OUT} = (xx xxxx)_2 \times 10 \text{mV} + 770 \text{ mV}$													

## Table 22. TPS62361B Register 0x02h Description

REG	REGISTER ADDRESS: 0x02h Read/Write									
BIT	NAME	DEFA	ULT		DE	SCRIPTION				
D7	MODE2	MSB	0	0 = PFM / P	Operation mode for SET2 0 = PFM / PWM mode operation 1 = Forced PWM mode operation					
D6			1		ige for SET2					
D5			0	Default: (10	$00010)_2 = 1.16V$					
D4			0	D6-D0	Output voltage					
D3			0	000 0000	500 mV					
D2	OV2[6:0]	1		0	000 0001	510 mV				
D2			0	000 0010	520 mV					
D1					_		4			
D1			ı	111 1111	1770 mV					
D0		LSB	0	V <sub>OUT</sub> = (xxx	$V_{OUT} = (xxx xxxx)_2 \times 10 \text{mV} + 500 \text{ mV}$					

42



## Table 23. TPS62362 Register 0x02h Description

REG	REGISTER ADDRESS: 0x02h Read/Write													
BIT	NAME	DEFA	ULT			DESCRIPTION								
D7	MODE2	MSB	0	0 = PFM / F	Operation mode for SET2 0 = PFM / PWM mode operation 1 = Forced PWM mode operation									
D6			х	Reserved for	or future use									
D5			1	Output volta Default: (10	Output voltage for SET2 Default: (101011) <sub>2</sub> = 1.2V									
D4			0	D5-D0	Output voltage									
D3			1	00 0000	770 mV									
D2	OV2[5:0]					0	00 0001	780 mV						
DZ	0.7=[0.0]		0	00 0010	790 mV									
D1											1			
וט			1	11 1111	1400 mV									
D0		LSB	1	$V_{OUT} = (xx$	V <sub>OUT</sub> = (xx xxxx) <sub>2</sub> × 10mV + 770 mV									

## Table 24. TPS62363 Register 0x02h Description

REG	REGISTER ADDRESS: 0x02h Read/Write											
BIT	NAME	DEFA	ULT		DESCRIPTION							
D7	MODE2	MSB	0	0 = PFM / P	Operation mode for SET2 0 = PFM / PWM mode operation 1 = Forced PWM mode operation							
D6			1		ige for SET2	·						
D5			1	Default: (11)	Default: $(1100100)_2 = 1.5V$							
D4			0	D6-D0	Output voltage							
D3			0	000 0000	500 mV							
D2	OV2[6:0]							1	000 0001	510 mV		
D2			1	000 0010	520 mV							
D1							0					
Di			U	111 1111	11 1111 1770 mV							
D0		LSB	0	$V_{OUT} = (xxx)$	xxxx) <sub>2</sub> × 10mV + 500 mV	,						



## Register 0x03h Description: SET3

The register settings apply by choosing SET3 ( VSEL1 = HIGH, VSEL0 = HIGH).

## Table 25. TPS62360 Register 0x03h Description

REG	REGISTER ADDRESS: 0x03h Read/Write												
BIT	NAME	DEFA	ULT			DESCRIPTION							
D7	MODE3	MSB	0	0 = PFM / I	Operation mode for SET3 0 = PFM / PWM mode operation 1 = Forced PWM mode operation								
D6			х	Reserved f	or future use								
D5			1	Output volta Default: (10	age for SET3 00001) <sub>2</sub> = 1.1V								
D4			0	D5-D0									
D3			0	00 0000	770 mV								
D2	OV3[5:0]									0	00 0001	780 mV	
D2	0 10[0.0]		0	00 0010	790 mV								
D1			0										
וט			U	11 1111	1400 mV								
D0		LSB	1	V <sub>OUT</sub> = (xx	xxxx) <sub>2</sub> × 10mV + 770 mV								

## Table 26. TPS62361B Register 0x03h Description

REG	REGISTER ADDRESS: 0x03h Read/Write											
BIT	NAME	DEFA	ULT		DESCRIPTION							
D7	MODE3	MSB	0	0 = PFM / P	Operation mode for SET3  = PFM / PWM mode operation = Forced PWM mode operation							
D6			1		age for SET3							
D5			0	Default: (10	$(000010)_2 = 1.16V$							
D4			0	D6-D0	Output voltage							
D3			0	000 0000	500 mV							
D2	OV3[6:0]			0	000 0001	510 mV						
DZ			U	000 0010	520 mV							
D1			1									
וט			'	111 1111	1770 mV							
D0		LSB	0	V <sub>OUT</sub> = (xxx	( xxxx) <sub>2</sub> x 10mV + 500 mV							

Submit Documentation Feedback



## Table 27. TPS62362 Register 0x03h Description

REG	REGISTER ADDRESS: 0x03h Read/Write												
BIT	NAME	DEFA	ULT		DESCRIPTION								
D7	MODE3	MSB	0	0 = PFM / I	Operation mode for SET3 D = PFM / PWM mode operation 1 = Forced PWM mode operation								
D6			х	Reserved f	or future use								
D5			1	Output voltage for SET3 Default: (100001) <sub>2</sub> = 1.1V									
D4			0	D5-D0	Output voltage								
D3			0	00 0000	770 mV								
D2	OV3[5:0]						0	00 0001	780 mV				
DZ	0.0[0.0]		U	00 0010	790 mV								
D1			0										
DI			U	11 1111	1400 mV								
D0		LSB	1	$V_{OUT} = (xx$	xxxx) <sub>2</sub> × 10mV + 770 mV								

## Table 28. TPS62363 Register 0x03h Description

REG	REGISTER ADDRESS: 0x03h Read/Write														
BIT	NAME	DEFA	ULT			DES									
D7	MODE3	MSB	0	0 = PFM / P	Operation mode for SET3 0 = PFM / PWM mode operation 1 = Forced PWM mode operation										
D6			0		ige for SET3										
D5			1	Default: (01	10010) <sub>2</sub> = 1.0V										
D4			1	D6-D0	D6-D0 Output voltage										
D3			0	000 0000	500 mV										
D2	OV3[6:0]											0	000 0001	510 mV	
DZ			U	000 0010	520 mV										
D1			1												
			'	111 1111	1770 mV										
D0		LSB	0	$V_{OUT} = (xxx)$	xxxx) <sub>2</sub> × 10mV + 500 mV	/									



## Register 0x04h Description: Ctrl

## Table 29. TPS6236x Register 0x04h Description

REG	REGISTER ADDRESS: 0x04h Read / Write								
BIT	NAME	DEFA	JLT	DESCRIPTION					
D7	PD_EN	MSB	1	EN internal pull down resistor 0 = disabled 1 = enabled					
D6	PD_VSEL0		1	VSEL0 internal pull down resistor 0 = disabled 1 = enabled					
D5	PD_VSEL1		1	VSEL1 internal pull down resistor 0 = disabled 1 = enabled					
D4			Х	Reserved for future use					
D3			х	Reserved for future use					
D2			Х	Reserved for future use					
D1			Х	Reserved for future use					
D0		LSB	Х	Reserved for future use					

## Register 0x05h Description: Temp

## Table 30. TPS6236x Register 0x05h Description

REG	ISTER ADDI	RESS: 0	x05h	Read/Write
BIT	NAME	DEFA	ULT	DESCRIPTION
D7		MSB	х	Reserved for future use
D6			х	Reserved for future use
D5			х	Reserved for future use
D4			х	Reserved for future use
D3			х	Reserved for future use
D2	DIS_TS		0	Disable temperature shutdown feature 0 = Temperature shutdown enabled 1 = Temperature shutdown disabled (not recommended)
D1	TJEW		0	$T_J$ early warning bit $0 = T_J < 120^{\circ}C$ (typ) $1 = T_J \ge 120^{\circ}C$ (typ)
D0	TJTS		0	T <sub>J</sub> temperature shutdown bit 0 = die temperature within the valid range 1 = temperature shutdown was triggered
		LSB		Bit needs to be reset after it has been latched.

Submit Documentation Feedback



## Register 0x06h Description: RmpCtrl

Table 31. TPS6236x Register 0x06h Description

REG	ISTER ADDRE	SS: 0x0	6h Re	ad/Write						
BIT	NAME	DEFAU	JLT		DESCRIPTION					
		MSB		Output vol	Itage ramp timing					
D7			0	D7-D5	Slope					
				000	32 mV / µs					
				001	16 mV / µs					
				010	8 mV / μs					
D6	RMP[2:0]		0							
				110	0.5 mV / μs					
				111	0.25 mV / μs					
D5			0	$\frac{T}{\mu s} = 32 \frac{mV}{\mu s} \frac{1}{2^{(RMP[2-0])_2}}$						
D4			х	Reserved	for future use					
D3			х	Reserved	for future use					
D2	EN_DISC		0	0 = disable	Active output capacitor discharge at shutdown 0 = disabled 1 = enabled					
D1	RAMP_PFM		0	0 = output	Defines the ramp behavior if the device is in Power Save (PFM) mode 0 = output cap will be discharged by the load 1 = output voltage will be forced to follow the ramp down slope					
D0		LSB	х	Reserved	for future use					

## Register 0x07h Description: (Reserved)

Table 32. TPS6236x Register 0x07h Description

REGI	REGISTER ADDRESS: 0x07h								
BIT	NAME	DEFA	ULT	DESCRIPTION					
D7		MSB	х	Reserved for future use					
D6			х	Reserved for future use					
D5			х	Reserved for future use					
D4			х	Reserved for future use					
D3			х	Reserved for future use					
D2			х	Reserved for future use					
D1			х	Reserved for future use					
D0		LSB	х	Reserved for future use					



## Register 0x08h, 0x09h Description Chip\_ID:

## Table 33. TPS6236x Register 0x08h and 0x09h Description

REGI	ISTER ADDI	RESS: 0	x08h,	0x09 Read							
BIT	NAME	DEFA	ULT	DESCRIPTION							
D7		MSB	1								
D6			0	\/amalam ID							
D5			0	Vendor ID							
D4			0								
D3			x	D3-D2	Part number ID						
D3			^	00	TPS62360						
				01	TPS62361B						
D2			х	10	TPS62362						
				11	TPS62363						
D1			х	D1-D0	Chip revision ID						
				00	Rev. 1						
				01	Rev. 2						
D0			Х	10	Rev. 3						
		LSB		11	Rev. 4						



#### PACKAGE SUMMARY

## **CHIP SCALE PACKAGE** (TOP VIEW) Code: • TI — Texas Instruments **TIYMLLLLS** • YM — Year Month date code E XXXXXXXX LLLL — Lot trace code • S — Assembly site code XXXXXXXX — Part number • TPS62360 = TPS62360 • TPB62361 = TPS62361B : A1: • TPS62362 = TPS62362 • TPS62363 = TPS62363

Figure 53. Package Marking and Dimensions

D

#### **CHIP SCALE PACKAGE DIMENSIONS**

The TPS6236x device is available in a 16-bump chip scale package (YZH, NanoFree™). The package dimensions are given as:

- D = 2.076mm (+/- 0.03mm)
- E = 2.076mm (+/- 0.03mm)



## **REVISION HISTORY**

Changes from Revision B (March 2012) to Revision C	Page
Changed solution size of approximately 27.5 mm² to 25 mm²	1
Changed application schematic	
Changed layout diagram	1
Changed TPS62362 output voltage preset from 1.10V to 1.00V in ORDERING INFORMATION	2
Changed continuous output current in RECOMMENDED OPERATING CONDITIONS	3
<ul> <li>Added rising and falling signal transition time at EN, VSELx to RECOMMENDED OPERATING CONDITIONS, removed from from ELECTRICAL CHARACTERISTICS</li> </ul>	
Changed Figure 40	26
Changed Figure 45	
Changed Figure 46	29
Changed Figure 47	29
Changed I <sup>2</sup> C REGISTER RESET information	30
Added Figure 48	30
• Changed $C_{IN}$ = 4.7 $\mu$ F to 22 $\mu$ F to $C_{IN}$ = 10 $\mu$ F to 22 $\mu$ F in INPUT CAPACITOR SELECTION	30
Changed optional low pass filter in DECOUPLING CAPACITORS AT AVIN, VDD	31
Changed Table 8 (updated list of recommended Inductors)	32
Changed OUTPUT CAPACITOR SELECTION description	32
Changed OUTPUT FILTER DESIGN description	32
Changed PCB LAYOUT description	34





24-Aug-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS62360YZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62360	Samples
TPS62360YZHT	ACTIVE	DSBGA	YZH	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62360	Samples
TPS62361BYZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPB62361	Samples
TPS62361BYZHT	ACTIVE	DSBGA	YZH	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPB62361	Samples
TPS62362YZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62362	Samples
TPS62362YZHT	ACTIVE	DSBGA	YZH	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62362	Samples
TPS62363YZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62363	Samples
TPS62363YZHT	ACTIVE	DSBGA	YZH	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS62363	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

24-Aug-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jun-2015

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62360YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62360YZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62361BYZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62361BYZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62362YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62362YZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62363YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1
TPS62363YZHT	DSBGA	YZH	16	250	180.0	8.4	2.18	2.18	0.81	4.0	8.0	Q1

www.ti.com 17-Jun-2015




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS62360YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0	
TPS62360YZHT	DSBGA	YZH	16	250	182.0	182.0	20.0	
TPS62361BYZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0	
TPS62361BYZHT	DSBGA	YZH	16	250	182.0	182.0	20.0	
TPS62362YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0	
TPS62362YZHT	DSBGA	YZH	16	250	182.0	182.0	20.0	
TPS62363YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0	
TPS62363YZHT	DSBGA	YZH	16	250	182.0	182.0	20.0	

# YZH (S-XBGA-N16)

## DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.