www.ti.com

SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS754C-MARCH 2002-REVISED NOVEMBER 2006

FEATURES

- Member of the Texas Instruments Widebus+™
 Family
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion

 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

GKE OR ZKE PACKAGE (TOP VIEW)

		1	2	3	4	5	6
Α	/	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	0
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Е		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
K		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
L		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
M		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
N		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Р		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
R		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Т		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	/						

TERMINAL ASSIGNMENTS

	1	2	3	4	5	6
Α	1Q2	1Q1	1 OE	1CLK	1D1	1D2
В	1Q4	1Q3	GND	GND	1D3	1D4
С	1Q6	1Q5	V _{CC}	V _{CC}	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
E	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	V _{CC}	V _{CC}	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
Н	2Q7	2Q8	2 OE	2CLK	2D8	2D7
J	3Q2	3Q1	3 OE	3CLK	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	V _{CC}	V _{CC}	3D5	3D6
М	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
Р	4Q4	4Q3	V _{CC}	V _{CC}	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
Т	4Q7	4Q8	4 OE	4CLK	4D8	4D7

DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 95°C	LFBGA – GKE	Reel of 1000	SN74LVTH322374KR	HW374
–40°C to 85°C	LFBGA – ZKE (Pb-free)	Reel of 1000	74LVTH322374ZKER	HW374

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS754C-MARCH 2002-REVISED NOVEMBER 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74LVTH322374 is a 32-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each 8-bit flip-flop)


	INPUTS		OUTPUT
ŌĒ	LE	D	G
L	1	Н	Н
L	\uparrow	L	L
L	H or L	X	Q_0
Н	X	X	Z

To Seven Other Channels



FLIP-FLOP WITH 3-STATE OUTPUTS SCBS754C-MARCH 2002-REVISED NOVEMBER 2006

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

To Seven Other Channels

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range (2)		-0.5	7	V	
Vo	Voltage range applied to any output in the	oltage range applied to any output in the high-impedance or power-off state (2)				
Vo	Voltage range applied to any output in the	-0.5	V _{CC} + 0.5	V		
lo	Current into any output in the low state		30	mA		
lo	Current into any output in the high state (3)			30	mA	
I _{IK}	Input clamp current	V _I < 0		- 50	mA	
l _{ok}	Output clamp current		-50	mA		
θ_{JA}	Package thermal impedance ⁽⁴⁾		40	°C/W		
T _{stg}	Storage temperature range					

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 ⁽³⁾ This current flows only when the output is in the high state and V_O > V_{CC}.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS754C-MARCH 2002-REVISED NOVEMBER 2006



Recommended Operating Conditions⁽¹⁾

				MIN	MAX	UNIT
V _{CC}	Supply voltage			2.7	3.6	V
V_{IH}	High-level input voltage			2		V
V_{IL}	Low-level input voltage		8.0	V		
V_{I}	Input voltage		5.5	V		
I _{OH}	High-level output current				-12	mA
I _{OL}	Low-level output current				12	mA
Δt/Δν	Input transition rise or fall rate	Ou	tputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	_		200		μs/V
T_A	Operating free-air temperature			-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2	V
V _{OH}		V _{CC} = 3 V,	I _{OH} = −12 mA	2			V
V _{OL}		V _{CC} = 3 V,	I _{OL} = 12 mA			0.8	V
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1	μΑ
I	Data inputs	V _{CC} = 3.6 V	$V_I = V_{CC}$			1	μΛ
	Data Inputs	VCC = 3.0 V	V _I = 0			-5	
I _{off}		V _{CC} = 0,	V_I or $V_O = 0$ to 4.5 V			±100	μΑ
		V 2V	V _I = 0.8 V	75			
ha is	Data inputs	$V_{CC} = 3 V$	V _I = 2 V	-75			μΑ
I _{I(hold)}		V _{CC} = 3.6 V, ⁽²⁾	V _I = 0 to 3.6 V			500 -750	
I _{OZH}		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			5	μΑ
I _{OZL}		$V_{CC} = 3.6 \text{ V},$	V _O = 0.5 V			- 5	μΑ
I _{OZPU}		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$	/ to 3 V, $\overline{\text{OE}}$ = don't care			±100	μΑ
I _{OZPD}		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V}$	/ to 3 V, $\overline{\text{OE}}$ = don't care			±100	μΑ
			Outputs high			0.38	
I _{CC}		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			10	mA
		V1 = VCC 01 014D	Outputs disabled			0.38	
$\Delta I_{CC}^{(3)}$		V _{CC} = 3 V to 3.6 V, One inp Other inputs at V _{CC} or GND			0.2	mA	
C _I		V _I = 3 V or 0			3		pF
Co		V _O = 3 V or 0			9		pF

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

⁽²⁾ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

⁽³⁾ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS754C-MARCH 2002-REVISED NOVEMBER 2006

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					V _{CC} = 2	2.7 V	UNIT
						MAX	
f _{clock}	Clock frequency		160		160	MHz	
t _w	Pulse duration, CLK high or low		3		3		ns
t _{su}	Setup time, data before CLK↑	High or low	1.8		2		ns
t _h	Hold time, data after CLK↑	High or low	0.8		0.1		ns

Switching Characteristics


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	Vo		V _{CC} =	UNIT		
	(INPUT)	(OUTPUT)	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
f _{max}			160			160		MHz
t _{PLH}	CLK	Q	2	3.4	5.3		6.2	ns
t _{PHL}	CLK	Q	2.2	3.3	4.9		5.1	115
t _{PZH}	OE	Q	1.8	3.5	5.6		6.9	no
t _{PZL}	OE OE	Q	1.8	3.5	4.9		6	ns
t _{PHZ}	 OE	Q	2.4	4.2	5.4		5.7	20
t _{PLZ}	OE OE	Q	2	3.8	5		5.1	ns
t _{sk(LH)}					0.5			no
t _{sk(HL)}					0.5			ns

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

27-Dec-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVTH322374ZKER	NRND	LFBGA	ZKE	96	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	HW374	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Sep-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVTH322374ZKER	LFBGA	ZKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

www.ti.com 21-Sep-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVTH322374ZKER	LFBGA	ZKE	96	1000	336.6	336.6	41.3

ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated