

Low Noise, 0.5% Tolerance, 5MHz to 28MHz, Pin Configurable Filter/ADC Driver

FEATURES

- Pin Configurable Gain and Filter Response Up to 28MHz
- Few External Components Required
- Resistors Trimmed to 0.5% Typical
- Capacitors Trimmed to 0.5% Typical
- Very Low Noise: 80dB S/N in 100MHz Bandwidth
- Very Low Distortion (2V_{P-P}):

1MHz: -100dBc 2nd, -123dBc 3rd 10MHz: -72dBc 2nd, -103dBc 3rd

- Adjustable Output Common Mode Voltage
- Rail-to-Rail Output Swing
- Power Configurability and Low Power Shutdown
- Tiny 0.75mm 20-Lead (4mm × 4mm) QFN Package

APPLICATIONS

- Differential Input A/D Converter Driver
- Antialiasing/Reconstruction Filter
- Single-Ended to Differential Conversion/Amplification
- Low Voltage, Low Noise, Differential Signal Processing
- Common Mode Voltage Translation

DESCRIPTION

The LTC®6601-1 is a very easy-to-use fully differential 2nd order active RC filter and driver. On-chip resistors, capacitors, and amplifier bandwidth are trimmed to provide consistent and repeatable filter characteristics.

The filter characteristics are pin-strap configurable. Cutoff frequencies range from 5MHz to 28MHz. Gain is pin-strap programmable between –17dB and +17dB.


A three-state BIAS pin is provided to adjust amplifier power consumption. Select between high performance, low power (50% power reduction), and standby modes with the BIAS pin.


The LTC6601-1 is available in a compact $4\text{mm} \times 4\text{mm}$ 16-pin leadless QFN package.

T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6271719.

TYPICAL APPLICATION

19MHz, 2nd Order Lowpass Filter. Gain = 6dB








ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V+ to V ⁻)5.5\
Input Voltage (Any Pin) (Note 2) $V^+ + 0.3V$ to $V^ 0.3V$
Input Current (V _{OCM} , BIAS)±10mA
Input Current (Pins 1, 5) (Note 2)±20mA
Input Current (Pins 2, 4) (Note 2)±30m/
Input Current (Pins 6, 20) (Note 2)±15mA
Input Current (Pins 7, 8, 9, 10, 16, 17, 18, 19)
(Note 2)±10mA
Output Short-Circuit Duration (Note 3) Indefinite
Operating Temperature Range (Note 4)40°C to 85°C
Specified Temperature Range (Note 5)40°C to 85°C
Junction Temperature 150°C
Storage Temperature Range65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6601CUF-1#PBF	LTC6601CUF-1#TRPBF	66011	20-Lead (4mm × 4mm) Plastic QFN	0°C to 70°C
LTC6601IUF-1#PBF	LTC6601IUF-1#TRPBF	66011	20-Lead (4mm × 4mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{OCM} = mid$ -supply, BIAS tied to V^+ or floating, $I_{LOAD} = 0$, $R_{BAL} = 100k$. The filter is configured for a gain of 1 unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{OUT}^+ + V_{OUT}^-)/2$. V_{INCM} is defined as $(V_{INP} + V_{INM})/2$. $V_{OUTDIFF}$ is defined as $(V_{OUT}^+ - V_{OUT}^-)/2$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})/2$. See Figure 1.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OSDIFF} (Note 6)	Amplifier Differential Offset Voltage (Input Referred)	V _S = 2.7V to 5.25V, BIAS = V ⁺ BIAS = Floating	•		±0.25 ±0.25	±1 ±1.5	mV mV
$\Delta V_{OSDIFF}/\Delta T$ (Note 6)	Ampifier Differential Offset Voltage Drift (Input Referred)	V _S = 2.7V to 5.25V			1		μV/°C
R _{IN} (Note 14)	Input Resistance, BIAS = V ⁺ Single Ended Input Resistance, Pin 2 or Pin 4 Differential Input Resistance	V _S = 3V V _S = 3V			133 200		ΩΩ

LINEAR TECHNOLOGY

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{OCM} = mid$ -supply, BIAS tied to V^+ or floating, $I_{LOAD} = 0$, $R_{BAL} = 100k$. The filter is configured for a gain of 1 unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{OUT}^+ + V_{OUT}^-)/2$. V_{INCM} is defined as $(V_{INP} + V_{INM})/2$. $V_{OUTDIFF}$ is defined as $(V_{OUT}^+ - V_{OUT}^-)$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})$. See Figure 1.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
ΔR_{IN} (Note 14)	Input Resistance Match, BIAS = V ⁺ Single Ended Input Resistance, Pin 2 or Pin 4	V _S = 3V		•		±0.25		Ω
I _B (Note 7)	Internal Amplifier Input Bias	$V_S = 2.7V \text{ to } 5V$	BIAS = V ⁺ BIAS = Floating	•	-50 -25	−25 −12.5	0 0	μA μA
I _{OS} (Note 7)	Internal Amplifier Input Offset	$V_S = 2.7V \text{ to } 5V$	BIAS = V ⁺ BIAS = Floating	•		±1 ±1	±10 ±5	μA μA
V _{INCM} (Note 8)	Input Signal Common Mode Range (V _{INP} + V _{INM})/2 BIAS = V ⁺ , V _{OCM} = 1.5V BIAS = V ⁺ , V _{OCM} = 2.5V	V _S = 3V V _S = 5V		•	0 0		1.7 4.7	V
	BIAS Pin Floating, V _{OCM} = 1.5V BIAS Pin Floating, V _{OCM} = 2.5V	V _S = 3V V _S = 5V		•	0 0		1.8 4.8	V
CMRRI (Notes 9, 14)	Input Common Mode Rejection Ratio (Amplifier Input Referred) $\Delta V_{INCM}/\Delta V_{OSDIFF}$ $\Delta V_{INCM} = 2.5 V$	V _S = 5V				74		dB
CMRRO (Notes 9, 14)	Output Common Mode Rejection Ratio (Amplifier Input Referred) $\Delta V_{OCM}/\Delta V_{OSDIFF}$ $\Delta V_{OCM} = 1 V$	V _S = 5V				70		dB
PSRR (Note 10)	Power Supply Rejection Ratio (Amplifier Input Referred) $\Delta V_S/\Delta V_{OSDIFF}$ BIAS = V ⁺ BIAS Pin Floating	V _S = 2.7V to 5V V _S = 2.7V to 5V		•	66 60	95 95		dB dB
PSRRCM (Note 10)	Common Mode Power Supply Rejection Ratio $(\Delta V_S/\Delta V_{OSCM})$	V _S = 2.7V to 5V		•	46	60		dB
9cm	Common Mode Gain ($\Delta V_{OUTCM}/\Delta V_{OCM}$) $\Delta V_{OCM} = 2V$	V _S = 5V				1		V/V
	Common Mode Gain Error = $100 \cdot (g_{cm} - 1)$ $\Delta V_{OCM} = 2V$	V _S = 5V		•		±0.1	±0.3	%
BAL	Output Balance ($\Delta V_{OUTCM}/\Delta V_{OUTDIFF}$) Single-Ended Input Differential Input			•		-62 -63	-40 -40	dB dB
V _{OSCM}	Common Mode Offset Voltage (V _{OUTCM} – V _{OCM})	$V_S = 2.7V \text{ to } 5V$ $V_S = 2.7V \text{ to } 5V$	BIAS = V ⁺ BIAS = Floating	•		±5 ±8	±15 ±20	mV mV
$\Delta V_{OSCM}/\Delta T$	Common Mode Offset Voltage Drift (VOUTCM – VOCM)	$V_S = 2.7V \text{ to } 5V$ $V_S = 2.7V \text{ to } 5V$	BIAS = V ⁺ BIAS = Floating	•		5 20		μV/°C μV/°C
V _{OUTCMR} (Note 8)	Output Signal Common Mode Range (Voltage Range for the V _{OCM} Pin)	V _S = 3V V _S = 5V V _S = 3V V _S = 5V	BIAS = V ⁺ BIAS = V ⁺ BIAS Pin Floating BIAS Pin Floating	•	1.1 1.1 1.1 1.1		1.7 4 1.8 4	V V V
R _{INVOCM}	Input Resistance, V _{OCM} Pin	V _S = 3V		•	12.5	18	23.5	kΩ
V _{MID}	Voltage at the V _{OCM} PIn	V _S = 3V		•	1.475	1.5	1.525	V



DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{OCM} = mid$ -supply, BIAS tied to V^+ or floating, $I_{LOAD} = 0$, $R_{BAL} = 100k$. The filter is configured for a gain of 1 unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{OUT}^+ + V_{OUT}^-)/2$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})/2$. $V_{OUTDIFF}$ is defined as $(V_{OUT}^+ - V_{OUT}^-)$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})/2$. See Figure 1.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OUT}	Output Voltage, High, Either Output Pin (Note 11)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	•		245 285 415 350 390 550	450 525 750 625 700 1000	mV mV mV mV mV
		$\begin{array}{l} V_S=3\text{V, }I_L=0\text{mA,} & \text{BIAS Pin Floating} \\ V_S=3\text{V, }I_L=-5\text{mA,} & \text{BIAS Pin Floating} \\ V_S=3\text{V, }I_L=-20\text{mA,} & \text{BIAS Pin Floating} \\ V_S=5\text{V, }I_L=0\text{mA,} & \text{BIAS Pin Floating} \\ V_S=5\text{V, }I_L=-5\text{mA,} & \text{BIAS Pin Floating} \\ V_S=5\text{V, }I_L=-20\text{mA,} & \text{BIAS Pin Floating} \\ \end{array}$	• • • • • •		240 290 470 370 430 650	450 525 850 675 775 1100	mV mV mV mV mV
	Output Voltage, Low, Either Output Pin (Note 11)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	•		120 135 195 175 200 270	225 250 350 325 360 475	mV mV mV mV mV
		V_S = 3V, I_L = 0mA, BIAS Pin Floating V_S = 3V, I_L = 5mA, BIAS Pin Floating V_S = 3V, I_L = 20mA, BIAS Pin Floating V_S = 5V, I_L = 0mA, BIAS Pin Floating V_S = 5V, I_L = 5mA, BIAS Pin Floating V_S = 5V, I_L = 20mA, BIAS Pin Floating	•		110 120 170 150 170 225	200 225 300 270 300 400	mV mV mV mV mV
I _{SC}	Output Short-Circuit Current, Either Output Pin (Note 12)	V _S = 3V V _S = 5V	•	±45 ±60	±65 ±90		mA mA
$\overline{V_S}$	Supply Voltage Range		•	2.7		5.25	V
Is	Supply Current, BIAS Pin Tied to V ⁺	$V_S = 2.7V$ $V_S = 3V$ $V_S = 5V$	•		32.9 33.1 33.9	43 43.5 45	mA mA mA
	Supply Current, BIAS Pin Floating	V _S = 2.7V V _S = 3V V _S = 5V	•		16.0 16.2 16.9	25 25.5 26.5	mA mA mA
I _{SHDN}	Supply Current, BIAS Pin Tied to V	V _S = 2.7V V _S = 3V V _S = 5V	•		0.34 0.35 0.55	0.9 1 1.6	mA mA mA
V_{BIASSD}	BIAS Input Pin Range for Shutdown	V _S = 2.7V to 5V	•	V-		V ⁻ + 0.4	V
V _{BIASLP} (Note 13)	BIAS Input for Half Power Operation	V _S = 2.7V to 5V	•	V ⁻ + 1.0		V ⁻ + 1.5	V
V _{BIASHP}	BIAS Input for High Performance Operation	V _S = 2.7V to 5V	•	V ⁻ + 2.3		V+	V
R _{BIAS}	BIAS Input Resistance	V _S = 2.7V to 5V	•	100	150	200	kΩ
V_{BIAS}	BIAS Float Voltage	V _S = 2.7V to 5V	•	V ⁻ + 1.05	V ⁻ + 1.12	V ⁻ + 1.25	V
t _{ON}	Turn-On Time	$V_S = 3V$, $V_{\overline{SHDN}} = 0.25V$ to 3V			400		ns
toff	Turn-Off Time	$V_S = 3V$, $V_{\overline{SHDN}} = 3V$ to 0.25V			400		ns

AC ELECTRICAL CHARACTERISTICS The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{OCM} = mid$ -supply, V_{BIAS} is tied to V^+ or floating, unless otherwise noted. (See Figure 2 for the AC test configuration.) V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{INP} + V_{INM})/2$. $V_{OUTDIFF}$ is defined as $(V_{OUT}^+ - V_{OUT}^-)$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
GAIN	Filter Gain, See Figure 2, BIAS Pin Tied to V ⁺ , AC Gain Measurements Relative to 1MHz	$\begin{array}{l} \Delta V_{IN} = \pm 0.25 V, f_{TEST} = DC (\text{Note 14}) \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 1 \text{MHz} \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 2 \text{MHz} \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 5 \text{MHz} \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 10 \text{MHz} \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 14.45 \text{MHz} \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 20 \text{MHz} \\ V_{IN} = 600 \text{mV}_{\text{P-P}}, f_{TEST} = 50 \text{MHz} \\ \end{array}$	•	-0.25 -0.08 -0.01 -0.54 -2.75 -7.14 -23.70	±0.05 0 0.02 0.11 -0.34 -2.35 -6.24 -21.70	0.25 0.12 0.23 -0.14 -1.95 -5.34 -19.70	dB dB dB dB dB dB
PHASE	Filter Phase, See Figure 2, BIAS Pin Tied to V ⁺	$\begin{array}{l} \Delta V_{IN} = \pm 0.25 V, f_{TEST} = DC \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 1 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 2 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 5 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 10 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 14.45 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 20 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 50 MHz \end{array}$	•	-6.0 -12.0 -30.7 -67.6 -100.1 -127.3	0 -5.4 -10.8 -28.2 -62.6 -94.1 -122.3 -169.3	-4.8 -9.6 -25.7 -57.6 -88.1 -117.3	Deg Deg Deg Deg Deg Deg Deg
NOISE	Wide Band Output Noise, 14.45MHz Cutoff, BIAS Pin Tied to V ⁺	BW = 100MHz BW = 20MHz			71 54		μV _{RMS} μV _{RMS}
SNR	BIAS Pin Tied to V ⁺	BW = 100MHz BW = 20MHz			80 82.3		dB dB
DISTORTION	$V_{IN} = 2V_{P-P}$, 10MHz, BIAS Pin Tied to V ⁺	HD2, Single-Ended Input HD3, Single-Ended Input HD2, Differential Input HD3, Differential Input			-70 -103 -72 -103		dBc dBc dBc dBc
f ₀ TC	Cutoff Frequency Temperature Coefficient				-120		ppm/°C
GAIN	Filter Gain, See Figure 2, BIAS Pin Floating (Remaining AC Measurements Relative to 1MHz)	$\begin{array}{l} \Delta V_{IN} = \pm 0.25 V, f_{TEST} = DC \left(\text{Note 14} \right) \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 1 \text{MHz} \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 2 \text{MHz} \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 5 \text{MHz} \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 10 \text{MHz} \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 14.45 \text{MHz} \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 20 \text{MHz} \\ V_{IN} = 600 \text{mV}_{P-P}, f_{TEST} = 50 \text{MHz} \end{array}$	•	-0.25 -0.08 -0.01 -0.54 -2.90 -7.43 -23.90	±0.05 0 0.02 0.11 -0.34 -2.50 -6.53 -21.90	0.25 0.12 0.23 -0.14 -2.10 -5.63 -19.90	dB dB dB dB dB dB
PHASE	Filter Phase, See Figure 2, BIAS Pin Floating	$\begin{array}{l} \Delta V_{IN} = \pm 0.25 V, f_{TEST} = DC \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 1 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 2 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 5 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 10 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 14.45 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 20 MHz \\ V_{IN} = 600 mV_{P-P}, f_{TEST} = 50 MHz \end{array}$	•	-6.0 -12.4 -31.8 -70.2 -103.5 -130.1	0 -5.5 -11.2 -29.3 -65.2 -97.5 -125.1 -173.6	-4.8 -10.0 -26.8 -60.2 -91.5 -120.1	Deg Deg Deg Deg Deg Deg Deg
NOISE	Output Noise, See Figure 2, BIAS Pin Floating	BW = 100MHz BW = 20MHz			78 58		μV _{RMS} μV _{RMS}
SNR	BIAS Pin Floating	BW = 100MHz BW = 20MHz			79 81.7		dB dB
Distortion	V _{IN} = 2V _{P-P} , 10MHz, BIAS Pin Floating	HD2, Single-Ended Input HD3, Single-Ended Input HD2, Differential Input HD3, Differential Input			-64 -71 -70 -72		dBc dBc dBc dBc
f ₀ TC	Cutoff Frequency Temperature Coefficient				-120		ppm/°C



ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under the Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All pins are protected by steering diodes to either supply. If any pin is driven beyond the part's supply voltage, the excess input current (current in excess of what it takes to drive that pin to the supply rail) should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the Absolute Maximum Rating when the output is shorted indefinitely. Long-term application of output currents in excess of the Absolute Maximum Ratings may impair the life of the device.

Note 4: The LTC6601C/LTC66011 are guaranteed functional over the operating temperature range -40° C to 85°C.

Note 5: The LTC6601C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6601C is designed, characterized, and expected to meet specified performance from -40°C to 85°C but is not tested or QA sampled at these temperatures. The LTC6601I is guaranteed to meet specified performance from -40°C to 85°C.

Note 6: Output referred voltage offset is a function of the low frequency gain of the LTC6601. To determine output referred voltage offset, or output voltage offset drift, multiply this specification by the noise gain (1 + GAIN). See Applications Information for more details.

Note 7: Input bias current is defined as the average of the currents flowing into the noninverting and inverting inputs of the internal amplifier and is calculated from measurements made at the pins of the IC. Input offset current is defined as the difference of the currents flowing into the noninverting and inverting inputs of the internal amplifier and is calculated from measurements made at the pins of the IC.

Note 8: Input common mode range is tested using the test circuit of Figure 1 by measuring the differential DC gain with V_{ICM} = mid-supply, and with V_{ICM} at the input common mode range limits listed in the Electrical Characteristics table, verifying the differential gain has not deviated from

the mid-supply common mode input case by more than 1%, and the common mode offset (V_{OCMOS}) has not deviated from the mid-supply common mode offset by more than $\pm 10 \text{mV}$.

The voltage range for the output common mode range is tested using the test circuit of Figure 1 by measuring the differential DC gain with $V_{OCM} = {\rm mid}\text{-supply},$ and again with a voltage set on the V_{OCM} pin at the Electrical Characteristics table limits, checking the differential gain has not deviated from the mid-supply common mode input case by more than 1%, and that the common mode offset (V_{OCMOS}) has not deviated by more than $\pm 10 {\rm mV}$ from the mid-supply case.

Note 9: Input CMRR is defined as the ratio of the change in the input common mode voltage at the amplifier input to the change in differential input referred voltage offset. Output CMRR is defined as the ratio of the change in the voltage at the V_{OCM} pin to the change in differential input referred voltage offset.

Note 10: Power supply rejection (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset. Common mode power supply rejection (PSRRCM) is defined as the ratio of the change in supply voltage to the change in the common mode offset, V_{OUTCM}/V_{OCM}.


Note 11: Output swings are measured as differences between the output and the respective power supply rail.

Note 12: Extended operation with the output shorted may cause junction temperatures to exceed the 150°C limit and is not recommended.


Note 13: Floating the BIAS pin will reliably place the part into the half-power mode. The pin does not have to be driven. Care should be taken, however, to prevent external leakage currents in or out of this pin from pulling the pin into an undesired state.

Note 14: The variable contact resistance of the high speed test equipment limits the accuracy of this test. These parameters only show a typical value, or conservative minimum and maximum value.


Low Power Supply Current vs Temperature and Supply Voltage




High Performance Supply Current vs Temperature and Supply Voltage




Shutdown Supply Current vs Temperature and Supply Voltage




Supply Current vs Bias Pin Voltage and Temperature




Shutdown Supply Current vs Supply Voltage and Temperature




Low Power Mode Supply Current vs Supply Voltage and Temperature




High Performance Supply Current vs Supply Voltage and Temperature



High Performance Mode Differential V_{OS} vs Temperature




Low Power Mode Differential V_{OS} vs Temperature







High Performance Common Mode Vos vs Temperature




Low Power Common Mode V_{OS} vs Temperature




Internal Amplifier Input Bias Current vs Temperature




BIAS Pin Input Resistance vs Temperature




BIAS Pin Float Voltage vs Temperature




Filter Input Resistance vs Temperature




Low Frequency Gain vs Temperature



High Performance Mode Frequency Response of 12 Possible Filter Configurations




Low Power Mode Frequency Response of 12 Possible Filter Configurations







High Performance Mode Gain and Phase Repeatability of 10 Random Units




Low Power Mode Gain and Phase Repeatability of 10 Random Units




High Performance Mode Gain Error of 10 Random Units Normalized to 1MHz




Low Power Mode Gain Error of 10 Random Units Normalized to 1MHz




High Performance Mode Phase Error of 10 Random Units




Low Power Mode Phase Error of 10 Random Units




Turn On and Turn Off Transient Response





Pulse Response


































Normalized 200 Ω Resistor Trim




Normalized Input 400 Ω Resistor Trim




Normalized Feedback 400 Ω Resistor Trim




Normalized 21.1pF Capacitor Trim




Normalized 33.3pF Capacitor Trim




Normalized 48.2pF Capacitor Trim




Normalized 81.5pF Capacitor Trim



Normalized 10.55pF Capacitor Trim



Normalized 16.1pF Capacitor Trim



PIN FUNCTIONS (Refer to the Block Diagram)

IN1+, **IN2+**, **IN4+** (**Pins 2, 1, 20**): Input to a trimmed 100Ω , 200Ω , 400Ω resistor which feeds a noninverting summing node. Can accept an input signal, be floated or tied to OUT⁻. For best performance, stray capacitance should be kept as low as possible by keeping printed circuit connections as short and direct as possible. If necessary, strip back the surrounding ground plane away from these pins.

BIAS (Pin 3): Input to a three-state comparator whose three states allow the user to tailor amplifier power. The pin impedance appears as a 150k resistor whose default open-circuit potential is 1.15V with respect to the V^- power supply. If BIAS is driven to within 0.4V of the V^- supply, the amplifier is placed into a low power shutdown, consuming typically 350µA. When BIAS is floated, the amplifier operates in its low power active state. Forcing the pin 2.3V above V^- places the part into the high performance active state. See Applications Information for more detail.

IN1⁻, **IN2**⁻, **IN4**⁻ (**Pins 4, 5, 6**): Input to a trimmed 100Ω , 200Ω , 400Ω resistor which feeds an inverting summing node. Can accept an input signal, be floated or tied to OUT⁺. For best performance, it is highly recommended that stray capacitance be kept to as low as possible by keeping printed circuit connections as short and direct as possible, and if necessary, stripping back nearby surrounding ground plane away from these pins.

C1, C2 (Pins 7, 8): Input to a trimmed 16.1pF, 33.3pF capacitor which feeds a noninverting summing node. Typically, either float or tie to OUT $^-$. If either of these pins is tied to a low impedance source other than OUT $^-$, a resistance of at least 25 Ω should be placed in series. For best performance, it is highly recommended that stray capacitance be kept to as low as possible by keeping printed circuit connections as short and direct as possible, and if necessary, stripping back nearby surrounding ground plane away from these pins.

C3, C4 (Pins 9, 10): Input to a trimmed 10.55pF, 21.1pF capacitor which feeds the amplifier inverting summing node. Typically, either float or tie to OUT⁺. For best performance, it is highly recommended that stray capacitance be kept to as low as possible by keeping printed circuit connections as short and direct as possible, and if necessary, stripping back nearby surrounding ground plane away from these pins.

OUT⁺, **OUT**⁻ (**Pins 11, 15**): Output Pins. Besides driving the internal feedback network, each pin can drive an additional 50Ω to ground with typical short-circuit current limiting of ± 65 mA. Capacitive loading of these pins should be minimized by resistively decoupling the outputs from the load with at least 25Ω .

V_{OCM} (Pin 12): Output Common Mode Reference Voltage. The voltage on V_{OCM} sets the output common mode voltage level (which is defined as the average of the voltages on the OUT+ and OUT- pins). The V_{OCM} pin is the midpoint of an internal resistive voltage divider between the supplies, developing a (default) mid-supply voltage potential to maximize output signal swing. The V_{OCM} pin can be overdriven by an external voltage reference capable of driving the input impedance presented by the V_{OCM} pin. The V_{OCM} pin has an input resistance of approximately 18k to a mid-supply potential. It should be bypassed with a high quality ceramic bypass capacitor (for instance of X7R dielectric) of at least 0.01µF, (unless using symmetrical split supplies, then connect directly to a low impedance, low noise ground plane) to minimize common mode noise from being converted to differential noise by impedance mismatches both externally and internally to the IC.



PIN FUNCTIONS (Refer to the Block Diagram)

V⁺, V⁻ (Pins 14, 13): Power Supply Pins. It is critical that close attention be paid to supply bypassing. For single supply applications (Pin 13 grounded), it is recommended that a high quality 0.1µF surface mount ceramic bypass capacitor (X7R dielectric for instance) be placed between Pins 14 and 13, with direct short connections. Pin 13 should be tied directly to a low impedance ground plane with minimal routing. For dual (split) power supplies, it is recommended that at least two additional high quality 0.1µF ceramic capacitors are used to bypass V+ to ground and V⁻ to ground, again with minimal routing. For driving large loads ($< 200\Omega$), additional bypass capacitance may be added for optimal performance. Keep in mind that small geometry (e.g., 0603) surface mount ceramic capacitors have a much lower ESL than do leaded capacitors, and perform best in high speed applications.


C7, **C8** (**Pins 17**, **16**): Input to a trimmed 10.55pF, 21.1pF capacitor which feeds the amplifier noninverting summing node. Typically, either float or tie to OUT⁻. For best performance, stray capacitance should be kept as low as possible by keeping printed circuit connections as short and direct as possible.If necessary, strip back the surrounding ground plane away from these pins.

C5, C6 (Pins 19, 18): Input to a trimmed 16.1pF, 33.3pF capacitor which feeds an inverting summing node. Typically, either float or tie to OUT⁺. If either of these pins are tied to a low impedance source other than OUT⁺, a resistance of at least 25Ω should be placed in series. For best performance, it is highly recommended that stray capacitance be kept to as low as possible by keeping printed circuit connections as short and direct as possible, and if necessary, stripping back nearby surrounding reference plane away from these pins.

Exposed Pad (Pin 21): Always tie the underlying Exposed Pad to V^- (Pin 13). If split supplies are used, **do not tie the pad to ground. Tie it to V^-.**



BLOCK DIAGRAM



TEST CIRCUITS




Figure 1. DC Test Circuit




Figure 2. AC Test Circuit (Frequency Response Testing)

FUNCTIONAL DESCRIPTION

The LTC6601 is designed to make the implementation of high frequency fully-differential filtering functions very easy. A very low noise amplifier is surrounded by 8 precision matched resistors and 12 precision matched capacitors so that a myriad of filter transfer functions limited only by possible combinations and imagination can be configured by hard wiring pins. The amplifier itself is a wide band, low noise and low distortion fully-differential amplifier with accurate output phase balancing. It is optimized for driving low voltage, single-supply, differential input, analog-to-digital converters (ADCs). The LTC6601's outputs are capable of swinging rail-to-rail on supplies as low as 2.7V, which makes the amplifier ideal for converting ground referenced, single-ended signals into V_{OCM} referenced differential signals. Unlike traditional op amps which have a single output, the LTC6601 has two outputs to process signals differentially. This allows for two times the signal swing in low voltage systems when compared to single-ended output amplifiers. The balanced differential nature of the amplifier and matched surrounding components provide even-order harmonic distortion cancellation, and less susceptibility to common mode noise (like power supply noise). The LTC6601 can be used as a single-ended input to differential output amplifier, or as a differential input to differential output amplifier.


Figure 3 shows the basic filter architecture. The Laplace transfer function from V_{INDIFF} to V_{OUTDIFF} is given by the following generalized equation for a 2nd order lowpass filter:

$$\frac{V_{\text{OUTDIFF}}}{V_{\text{INDIFF}}} = \frac{\text{Gain}}{1 + \frac{s}{2\pi f_0 \cdot Q} + \frac{s^2}{(2\pi f_0)^2}}$$

Both Gain and Q of the filter are based on component ratios, which match and track extremely well over temperature. The corner frequency of the filter is a function of an RC product. This RC product is trimmed to ±1% (typical) and is not expected to drift by more than ±1% from nominal over the entire temperature range -40°C to 85°C. As a result, fully differential filters with tight magnitude, phase tolerance and repeatability are achieved.

Although Figure 3 implies a differential input, the LTC6601 easily accepts single-ended inputs to either input, and will faithfully replicate the signal at the output in differential form.

The LTC6601's output common mode voltage, defined as the average of the two output voltages, is independent of the input common mode voltage, and is adjusted by applying a voltage on the V_{OCM} pin. If the pin is left open, there is an internal resistive voltage divider, which develops a



potential halfway between the V⁺ and V⁻ pins. Whenever this pin is not hard tied to a low impedance ground plane, a high quality ceramic capacitor should be used to bypass the V_{OCM} pin to a low impedance ground plane (see Layout Considerations). The LTC6601's internal common mode feedback path forces accurate output phase balancing to reduce even order harmonics, and centers each individual output about the potential set by the V_{OCM} pin.

$$V_{OUTCM} = V_{OCM} = \frac{V_{OUT}^{+} + V_{OUT}^{-}}{2}$$

The outputs (OUT⁺ and OUT⁻) of the LTC6601 are capable of swinging rail-to-rail. They can source or sink up to approximately 75mA of current. Load capacitances should be decoupled with at least 25Ω of series resistance from each output.

The LTC6601 Electrical Characteristics table specifies an input referred offset. This specification actually lumps voltage offsets due to offset bias currents (I_{OS}), and amplifier voltage offset into one specification. To refer this specification to the output, you simply multiply the specification by the noise gain the LTC6601 is configured in:

where Gain is the closed loop gain in the particular filter application:

$$Gain = \frac{R2}{R1}$$

COMPONENT INPUT PIN PROTECTION

All of the LTC6601 pins with the exception of V $^+$ and V $^-$ are protected with steering diodes to either power supply. In the event that a pin is driven beyond the supply rails, the excess current should be limited to under 10mA to prevent damage to the IC.

BIAS Pin

The LTC6601 has a BIAS pin (Pin 3) whose function is to tailor both performance and power of the LTC6601. The pin has a Thevenin equivalent impedance of approximately $150k\Omega$ to a voltage source whose potential is 1.15V above the V^- supply. This pin has fixed logic levels relative to V^-

(see the Electrical Characteristics table), and can be driven by an external source keeping in mind its equivalent input impedance and equivalent input voltage. If the BIAS pin is floated, care should be taken to control external leakage currents to this pin to under 1µA to prevent putting the LTC6601 an undesired state.

If BIAS is tied to the positive supply, the LTC6601 differential filter will be in a fully active state configured for highest performance (lowest noise and lowest distortion). If the BIAS pin is floated or left unconnected, the LTC6601 filter will be in a fully active state, with amplifier currents reduced and performance scaled back to preserve power consumption. If the BIAS pin is tied to the most negative supply (V^-) , the LTC6601 will be placed into a low power shutdown mode with amplifier outputs disabled. In this state, the LTC6601 draws approximately 350μ A.

In low power shutdown, all internal biasing current sources are shut off, and the output pins, OUT $^+$ and OUT $^-$, will each appear as open collectors with a non-linear capacitor in parallel and steering diodes to either supply. The turn-on and turn-off time constant between states are on the order of 0.4 μ s. Using this function to wire-OR outputs together is not recommended.

General Design and Usage

As levels of integration have increased and correspondingly, system supply voltages decreased, there has been a need for ADCs to process signals differentially in order to maintain good signal-to-noise ratios. These ADCs are typically supplied from a single supply voltage which can be as low as 3V (2.7V min), and will have an optimal common mode input range near mid-supply. The LTC6601 makes interfacing to these ADCs easy, by providing antialias filtering, single-ended to differential conversion and common mode level shifting (translation). Figure 3 shows a general application of this. The low frequency gain to $V_{OUTDIFF}$ from V_{IN} is simply:

$$V_{OUTDIFF} = V_{OUT}^+ - V_{OUT}^- \approx \frac{R2}{R1} \cdot V_{INDIFF}$$

The differential output voltage (V_{OUT}⁺-V_{OUT}⁻) is completely independent of input and output common mode voltages, or the voltage at the common mode pin. This makes the



LTC6601 ideally suited for pre-amplification, level shifting and conversion of single-ended signals to differential output signals for driving differential input ADCs.

INPUT IMPEDANCE

Calculating the low frequency input impedance of the LTC6601 depends on how the inputs are driven (whether they are driven from a single-ended or a differential source).

Figure 4 shows a simplified low frequency equivalent circuit of the LTC6601. For balanced input sources ($V_{INP} = -V_{INM}$), the low frequency input impedance is given by the equation:

$$R_{INP} = R_{INM} = R1$$

The differential input impedance is simply:

For single-ended inputs ($V_{INM}=0$), the input impedance actually increases over the balanced differential case due to the fact the summing node (at the junction of R1, R2 and R3) moves in phase with V_{INP} to bootstrap the input impedance. Referring to Figure 4 with $V_{INM}=0$, the input impedance looking into either input is:

$$R_{INP} = R_{INM} \frac{R1}{\left(1 - \frac{1}{2} \cdot \left(\frac{R2}{R1 + R2}\right)\right)}$$




Figure 4. Input Impedance

Input and Output Common Mode Voltage Range

The input common mode voltage is defined as the average of the two inputs:

$$V_{INCM} = \frac{V_{INP} + V_{INM}}{2}$$

The lower limit of the input common mode range is dictated by the ESD protection diodes at the input. While it is possible for the inputs to swing below V⁻, the diodes will conduct if the inputs are taken a diode drop below V⁻. The upper limit of the input common mode range varies as a function of the filter configuration (GAIN), V_{OCM} potential, and whether or not the inputs are single-ended or differential. While it is possible to exceed the upper limit of the common mode range, doing so will degrade filter linearity. Referring to Figure 4, for linear operation, the summing junction where R1, R2 and R3 merge together should be prevented from swinging to within 1.4V of the V⁺ power supply.

For the general case, the upper input common mode voltage limit should be constrained to:

$$V_{OCM} \bullet \frac{R1}{R1 + R2} + V_{INCM} \bullet \frac{R2}{R1 + R2} \le V^{+} - 1.4V$$

Or equivalently:

$$V_{INCM} \le \left(1 + \frac{R1}{R2}\right) \left(V^{+} - 1.4V\right) - \frac{R1}{R2} \bullet V_{OCM}$$

The specifications for input common mode range (V_{INCMR}) are based on these constraints with R1 = R2 = 100Ω , and V_{OCM} = mid-supply. Substituting the numbers for a single 3V power supply, (V^+ = 3V, V^- = 0V) with V_{OCM} =1.5V, and R1 = R2 = 100Ω , into the above equation, the input common mode range (V_{INCMR}) is between the two limits:

$$0V \le V_{INCM} \le 1.7V$$

which is as is specified for a 3V supply.

LINEAR TECHNOLOGY

Likewise, substituting the numbers for a single 5V power supply, $(V^+ = 5V, V^- = 0V)$ with $V_{0CM} = 2.5V$, and $R1 = R2 = 100\Omega$, into the above equation, the input common mode range (V_{INCMR}) is between the two limits:

$$0V \le V_{INCM} \le 4.7V$$

The output common mode voltage is defined as the average of the two outputs:

$$V_{OUTCM} = V_{OCM} = \frac{V_{OUT}^+ + V_{OUT}^-}{2}$$

The V_{OCM} pin sets this average by an internal common mode feedback loop which internally forces $V_{OUT}+=-V_{OUT}-$. The output common mode range extends from 1.1 V above V^- to 1V below V^+ . The V_{OCM} pin sits in the middle of a voltage divider which sets the default midsupply open circuit potential.

In single supply applications, where the LTC6601 is used to interface to an ADC, the optimal common mode input to the ADC is often determined by the ADC's reference. If the ADC makes a reference available for setting the input common mode voltage, it can be directly tied to the V_{OCM}

pin, but must be capable of driving the input impedance of the V_{OCM} pin $(R_{VOCM}).$ This impedance can be assumed to be connected to a mid-supply potential. If an external reference drives the V_{OCM} pin, it should still be bypassed with a high quality $0.01\mu F$ or higher capacitor to a low impedance ground plane to filter any thermal noise and to prevent common mode signals on this pin from being inadvertently converted to differential signals.

Noise Considerations

When comparing the LTC6601 noise to other amplifiers, be sure to compare similar specifications. Competing devices often specify noise referred to the inputs of the amplifier. The input referred voltage noise of the LTC6601-1 is $2.1 \text{nV}/\sqrt{\text{Hz}}$. This level is one of the lowest available for amplifiers in this speed and power range.

In addition to the noise generated by the amplifier, the surrounding feedback resistors also contribute noise. A noise model is shown in Figure 5. The output spot noise generated by both the amplifier and the feedback components is governed by the equation:

$$e_{no} = \sqrt{\left(e_{ni} \bullet \left(1 + \frac{R2}{R1}\right)\right)^2 + 2 \bullet \left(I_n^2 \bullet \left(R2^2 + R3^2 \bullet \left(1 + \frac{R2}{R1}\right)^2\right)\right) + 2 \bullet \left(e_{nR1} \bullet \left(\frac{R2}{R1}\right)\right)^2 + 2 \left(e_{nR3} \bullet \left(1 + \frac{R2}{R1}\right)\right)^2 + 2 \bullet e_{nR2}^2}$$

Substituting the equation for Johnson noise of a resistor ($e_{nR}^2 = 4kTR$), and simplifying:

$$e_{no} = \sqrt{\left(e_{ni} \cdot \left(1 + \frac{R2}{R1}\right)\right)^2 + 2 \cdot \left(I_n^2 \cdot \left(R2^2 + R3^2 \cdot \left(1 + \frac{R2}{R1}\right)^2\right)\right) + 8 \cdot k \cdot T\left(R2\left(1 + \frac{R2}{R1}\right) + R3\left(1 + \frac{R2}{R1}\right)^2\right)\right)}$$






Figure 5. Differential Noise Model of the LTC6601

Table 1 lists the amplifier input referred noise for the LTC6601-1. Tables 2 to 10 list the noise referred to the input pins of the IC for common configurations of the LTC6601-1. To determine the spot noise at the output, simply multiply the noise by the Gain = R2/R1. To estimate the integrated noise at the output, multiply the noise by the gain, and the square root of the noise bandwidth. The noise bandwidth depends on the filter configuration. For Figure 2, the noise bandwidth is 100MHz, or approximately 7 times the filter bandwidth. Improvements in SNR can be made by adding an additional RC filter at the output to band limit wide band noise before feeding ADCs. See the section "Interfacing the LTC6601 to ADC Converters" for more detail.

Table 1. Amplifier (Input Referred) Noise Characteristics for the LTC6601-1

BIAS PIN PU	LLED TO V+	BIAS PIN	FLOATING
e _{ni_} nV/√Hz	i _n pA/√Hz	e _{ni} nV/√Hz	i _n pA/√Hz
2.1	3	2.6	2.1

LAYOUT CONSIDERATIONS

Because the LTC6601 is a very high speed amplifier, it is sensitive to both stray capacitance and stray inductance. It is critical that close attention be paid to supply bypassing. For single supply applications, it is recommended that a high quality 0.1µF surface mount ceramic bypass capacitor be placed between Pins 14 and 13 with direct short connections. Pin 13 and the Exposed Pad, Pin 21, should be tied directly to a low impedance ground plane with minimal routing. For dual (split) power supplies, it is recommended that an additional high quality, 0.1µF

ceramic capacitor be used to bypass pin V⁺ to ground and V⁻ to ground, again with minimal routing. For driving large differential loads ($<200\Omega$), additional bypass capacitance may be needed between V⁺ and V⁻ for optimal performance. Note that small geometry (e.g., 0603) surface mount ceramic capacitors have a much higher self resonant frequency than capacitors with leads, and perform best in high speed applications.

The V_{OCM} pin should be bypassed to ground with a high quality ceramic capacitor whose value exceeds $0.01\mu F$, with direct, short connections. In split supply applications, the V_{OCM} pin can be either bypassed to ground or directly hardwired to ground. Be careful not to violate the output common mode range specifications for the V_{OCM} pin.

Stray parasitic capacitances to unused component pins that set up the filter's characteristics, should be kept to an absolute minimum. This prevents deviations from the ideal frequency response. An ideal layout technique would be to remove the solder pads for the unused component pins, and strip away the ground plane underneath these pins to lower capacitance to an absolute minimum. Floating unused component pins which set up the filter characteristics will not reduce the reliability of the LTC6601.

At the output, always keep in mind the differential nature of the LTC6601, and that it is critical that the load impedances seen by both outputs (stray or intended), should be as balanced and symmetric as possible. This will help preserve the natural balance of the LTC6601, which minimizes the generation of even order harmonics and preserves the rejection of common mode signals and noise.



INTERFACING THE LTC6601 TO ADC CONVERTERS

The LTC6601's rail-to-rail differential output and adjustable output common mode voltage make the LTC6601 ideal for interfacing to low voltage, single supply, differential input ADCs. The sampling process of ADCs creates a sampling transient that is caused by the switching-in of the ADC sampling capacitor. The switching-in of this sampling capacitor momentarily "shorts" the output of the amplifier as charge is transferred between amplifier and sampling capacitor. The amplifier must recover and settle from this load transient before this acquisition period has ended, for a valid representation of the input signal. The LTC6601 will settle much more quickly from these periodic load impulses than it does from a 2V input step, but it is a good idea to add an RC network after the outputs of the LTC6601 to decouple the sampling transient of the ADC (See Figure 6). The capacitance of the decoupling network serves to provide the bulk of the charge during the sampling process, while the two resistors of the filter network are used to dampen and attenuate any transient induced by the ADC. The ADC's sampling bandwidth will

often be much greater than that of the LTC6601, so having this discrete RC filter will give the additional benefit of band limiting broadband output noise.

The selection of the RC time constant is trial and error for a given ADC, but the following guidelines are recommended. Choose an RC pole frequency greater than the cutoff frequency of the LTC6601. 80MHz RC filters are good for filtering broadband noise. Lower frequency RC filters improve SNR at the expense of settling time. The resistors in the decoupling network should be at least 25Ω . Too much resistance in the decoupling network leaves insufficient settling time and will create a voltage divider between the dynamic input impedance of the ADC and the decoupling resistors. Using insufficient resistance might prevent proper dampening of the load transient caused by the sampling process, and prolong the time required for settling. In 16-bit applications, this will typically require a minimum of 11 RC time constants. It is recommended that the capacitor is chosen with low dielectric absorption (such as a COG multilayer ceramic capacitor).




Figure 6. Interfacing the LTC6601 to A/D Converters



A GALLERY OF BASIC FILTER TOPOLOGIES

Tables 2 through 10 list (sorted by Gain) a hundred possible filter topologies that can be easily implemented with the LTC6601. The tables also list the LTC6601-1 approximate midband (1MHz) spot noise e_{in} referred to the input resistor, R1 (with the BIAS pin pulled to V⁺). The gains for

these topologies range from 1V/V to 7V/V. The Qs listed are within the range of 0.54 and 1.72. The f_0s listed are in the range of 6.96MHz and 22.71MHz, and the -3dB frequencies listed range from 5.5MHz to 27.5MHz. For all filters listed, R3 = 125 Ω . Figures 7 to 10 show how to pin-strap each filter configuration.

Table 2. Gain of 7 Filter Configurations

G <i>A</i>	AIN								e _{in}
V/V	dB	f ₀ (MHz)	f _{-3dB} (MHz)	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in_} (nV/√Hz)
7.0	16.902	10.38	7.43	0.539	57.14	400.00	48.2	97.6	3.7
7.0	16.902	9.57	10.36	0.771	57.14	400.00	48.2	114.8	3.7
7.0	16.902	8.96	12.10	1.175	57.14	400.00	48.2	130.9	3.7
7.0	16.902	8.12	7.49	0.656	57.14	400.00	58.75	130.9	3.7

Table 3. Gain of 6 Filter Configurations

G/	AIN								e _{in}
V/V	dB	f ₀ (MHz)	f _{-3dB} (MHz)	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C ₂ (pF)	(nV/√Hz)
6.0	15.563	10.38	10.03	0.684	66.67	400.00	48.2	97.6	3.8
6.0	15.563	9.57	12.52	1.071	66.67	400.00	48.2	114.8	3.8
6.0	15.563	8.67	7.67	0.634	66.67	400.00	58.75	114.8	3.8
6.0	15.563	8.12	9.59	0.870	66.67	400.00	58.75	130.9	3.8
6.0	15.563	7.47	6.07	0.592	66.67	400.00	69.3	130.9	3.8

Table 4. Gain of 5 Filter Configurations

G <i>A</i>	AIN								e _{in}
V/V	dB	f _o (MHz)	f _{-3dB} (MHz)	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in_} nV/√Hz
5.0	13.979	11.36	9.67	0.614	80.00	400.00	48.2	81.5	4.0
5.0	13.979	10.38	12.78	0.936	80.00	400.00	48.2	97.6	4.0
5.0	13.979	9.40	7.67	0.594	80.00	400.00	58.75	97.6	4.0
5.0	13.979	8.67	10.07	0.849	80.00	400.00	58.75	114.8	4.0
5.0	13.979	8.12	11.25	1.290	80.00	400.00	58.75	130.9	4.0
5.0	13.979	7.98	6.46	0.591	80.00	400.00	69.3	114.8	4.0
5.0	13.979	7.47	8.16	0.779	80.00	400.00	69.3	130.9	4.0
5.0	13.979	6.96	5.50	0.579	80.00	400.00	79.85	130.9	4.0

Table 5. Gain of 4 Filter Configurations

G	AIN								e _{in}
V/V	dB	f ₀ (MHz)	f _{-3dB} MHz	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in_} nV/√Hz
4.0	12.041	11.36	13.05	0.834	100.00	400.00	48.2	81.5	4.2
4.0	12.041	10.38	14.80	1.480	100.00	400.00	48.2	97.6	4.2
4.0	12.041	9.40	10.47	0.799	100.00	400.00	58.75	97.6	4.2
4.0	12.041	8.67	12.00	1.284	100.00	400.00	58.75	114.8	4.2
4.0	12.041	8.65	6.76	0.575	100.00	400.00	69.3	97.6	4.2
4.0	12.041	7.98	8.84	0.794	100.00	400.00	69.3	114.8	4.2
4.0	12.041	7.43	6.09	0.596	100.00	400.00	79.85	114.8	4.2
4.0	12.041	7.47	10.00	1.141	100.00	400.00	69.3	130.9	4.2
4.0	12.041	6.96	7.57	0.775	100.00	400.00	79.85	130.9	4.2

Table 6. Gain of 3 Filter Configurations

G	AIN								e _{in}
V/V	dB	f ₀ (MHz)	f _{-3dB} (MHz)	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in} (nV/√Hz)
3.0	9.542	16.06	12.36	0.568	66.67	200.00	48.2	81.5	4.3
3.0	9.542	14.68	15.74	0.763	66.67	200.00	48.2	97.6	4.3
3.0	9.542	13.53	17.83	1.091	66.67	200.00	48.2	114.8	4.3
3.0	9.542	13.29	9.88	0.554	66.67	200.00	58.75	97.6	4.3
3.0	9.542	12.26	12.39	0.715	66.67	200.00	58.75	114.8	4.3
3.0	9.542	11.36	15.77	1.300	133.33	400.00	48.2	81.5	4.6
3.0	9.542	11.48	14.07	0.928	66.67	200.00	58.75	130.9	4.3
3.0	9.542	11.29	8.34	0.552	66.67	200.00	69.3	114.8	4.3
3.0	9.542	10.29	11.04	0.763	133.33	400.00	58.75	81.5	4.6
3.0	9.542	10.57	10.06	0.674	66.67	200.00	69.3	130.9	4.3
3.0	9.542	9.40	12.85	1.224	133.33	400.00	58.75	97.6	4.6
3.0	9.542	8.65	9.54	0.788	133.33	400.00	69.3	97.6	4.6
3.0	9.542	8.06	6.69	0.601	133.33	400.00	79.85	97.6	4.6
3.0	9.542	7.98	10.88	1.212	133.33	400.00	69.3	114.8	4.6
3.0	9.542	7.43	8.48	0.825	133.33	400.00	79.85	114.8	4.6
3.0	9.542	6.96	9.40	1.172	133.33	400.00	79.85	130.9	4.6
3.0	9.542	9.85	7.13	0.544	66.67	200.00	79.85	130.9	4.3

Table 7. Gain of 2 Filter Configurations

GAIN									e _{iņ}
V/V	dB	f ₀ (MHz)	f _{-3dB} (MHz)	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	(nV/√Hz)
2.0	6.021	16.06	18.95	0.868	100.00	200.00	48.2	81.5	5.0
2.0	6.021	14.55	12.69	0.626	100.00	200.00	58.75	81.5	5.0
2.0	6.021	14.68	20.46	1.323	100.00	200.00	48.2	97.6	5.0
2.0	6.021	13.29	15.34	0.840	100.00	200.00	58.75	97.6	5.0
2.0	6.021	12.24	10.96	0.640	100.00	200.00	69.3	97.6	5.0
2.0	6.021	12.26	16.66	1.200	100.00	200.00	58.75	114.8	5.0
2.0	6.021	11.29	12.98	0.835	100.00	200.00	69.3	114.8	5.0
2.0	6.021	10.29	13.97	1.197	200.00	400.00	58.75	81.5	5.5
2.0	6.021	10.51	9.76	0.660	100.00	200.00	79.85	114.8	5.0
2.0	6.021	10.57	13.97	1.102	100.00	200.00	69.3	130.9	5.0
2.0	6.021	9.47	10.52	0.796	200.00	400.00	69.3	81.5	5.5
2.0	6.021	9.85	11.17	0.819	100.00	200.00	79.85	130.9	5.0
2.0	6.021	8.82	7.55	0.616	200.00	400.00	79.85	81.5	5.5
2.0	6.021	8.65	11.91	1.254	200.00	400.00	69.3	97.6	5.5
2.0	6.021	8.06	9.48	0.864	200.00	400.00	79.85	97.6	5.5
2.0	6.021	7.43	10.40	1.341	200.00	400.00	79.85	114.8	5.5

Table 8. Gain of 1.667 Filter Configurations

GAIN									e _{in}
V/V	dB	f ₀ (MHz)	f_3dB MHz	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in} nV/√Hz
1.667	4.437	19.67	19.35	0.696	80.00	133.33	48.2	81.5	5.1
1.667	4.437	17.97	22.12	0.934	80.00	133.33	48.2	97.6	5.1
1.667	4.437	16.57	23.16	1.336	80.00	133.33	48.2	114.8	5.1
1.667	4.437	16.28	15.60	0.679	80.00	133.33	58.75	97.6	5.1
1.667	4.437	15.01	17.80	0.875	80.00	133.33	58.75	114.8	5.1
1.667	4.437	14.33	18.58	1.046	80.00	133.33	58.75	126	5.1
1.667	4.437	13.82	13.19	0.676	80.00	133.33	69.3	114.8	5.1
1.667	4.437	12.94	14.77	0.826	80.00	133.33	69.3	130.9	5.1
1.667	4.437	12.06	11.32	0.666	80.00	133.33	79.85	130.9	5.1

Table 9. Gain of 1.333 Filter Configurations

GAIN									e _{in}
V/V	dB	f ₀ (MHz)	f _{-3dB} MHz	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in_} nV/√Hz
1.333	2.499	19.67	22.73	0.841	100.00	133.33	48.2	81.5	5.7
1.333	2.499	17.82	15.77	0.633	100.00	133.33	58.75	81.5	5.7
1.333	2.499	17.97	24.34	1.185	100.00	133.33	48.2	97.6	5.7
1.333	2.499	16.28	18.44	0.818	100.00	133.33	58.75	97.6	5.7
1.333	2.499	14.99	13.58	0.646	100.00	133.33	69.3	97.6	5.7
1.333	2.499	15.01	19.82	1.097	100.00	133.33	58.75	114.8	5.7
1.333	2.499	14.06	20.12	1.506	100.00	133.33	58.75	130.9	5.7
1.333	2.499	13.82	15.61	0.814	100.00	133.33	69.3	114.8	5.7
1.333	2.499	12.88	12.03	0.663	100.00	133.33	79.85	114.8	5.7
1.333	2.499	12.94	16.64	1.025	100.00	133.33	69.3	130.9	5.7
1.333	2.499	12.06	13.45	0.801	100.00	133.33	79.85	130.9	5.7

Table 10. Gain of 1 Filter Configurations

GAIN									ρ:_
V/V	dB	f ₀ (MHz)	f _{-3dB} MHz	Q	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	e _{in} nV/√Hz
1.0	0.0	22.71	25.40	0.804	100.0	100.0	48.2	81.5	6.4
1.0	0.0	20.75	27.23	1.079	100.0	100.0	48.2	97.6	6.4
1.0	0.0	20.57	17.86	0.623	100.0	100.0	58.75	81.5	6.4
1.0	0.0	19.14	27.50	1.543	100.0	100.0	48.2	114.8	6.4
1.0	0.0	18.80	20.62	0.784	100.0	100.0	58.75	97.6	6.4
1.0	0.0	17.31	15.35	0.634	100.0	100.0	69.3	97.6	6.4
1.0	0.0	17.33	22.15	1.011	100.0	100.0	58.75	114.8	6.4
1.0	0.0	16.23	22.58	1.312	100.0	100.0	58.75	130.9	6.4
1.0	0.0	15.96	17.45	0.781	100.0	100.0	69.3	114.8	6.4
1.0	0.0	14.55	19.09	1.079	200.0	200.0	58.75	81.5	6.9
1.0	0.0	14.87	13.57	0.650	100.0	100.0	79.85	114.8	6.4
1.0	0.0	14.95	18.59	0.954	100.0	100.0	69.3	130.9	6.4
1.0	0.0	13.39	14.90	0.798	200.0	200.0	69.3	81.5	6.9
1.0	0.0	13.92	15.04	0.769	100.0	100.0	79.85	130.9	6.4
1.0	0.0	12.48	11.38	0.650	200.0	200.0	79.85	81.5	6.9
1.0	0.0	12.24	16.25	1.115	200.0	200.0	69.3	97.6	6.9
1.0	0.0	11.40	13.27	0.850	200.0	200.0	79.85	97.6	6.9
1.0	0.0	11.29	16.47	1.715	200.0	200.0	69.3	114.8	6.9
1.0	0.0	10.51	14.17	1.167	200.0	200.0	79.85	114.8	6.9
1.0	0.0	9.47	13.26	1.350	400.0	400.0	69.3	81.5	7.9
1.0	0.0	8.82	10.86	0.935	400.0	400.0	79.85	81.5	7.9
1.0	0.0	8.06	11.57	1.535	400.0	400.0	79.85	97.6	7.9




Figure 7. Pin-Strap Hookup for a Particular R1




Figure 8. Pin-Strap Hookup for a Particular R2




Figure 9. Pin-Strap Hookup for a Particular C1






Figure 10. Pin-Strap Hookup for a Particular C2

Example Filter Configurations of Basic 2nd Order Filters

Figure 11 shows some simplified component hookups of a selection of filters taken from Tables 7, 9 and 10. For

simplicity, V_{OCM} pin bypass and power supply bypass are not shown.




Figure 11. Basic 2nd Order Filter Configurations



Figure 12 shows some simplified component hookups of a selection of filters taken from Tables 4, 5, and 6. For

simplicity, V_{OCM} pin bypass and power supply bypass are not shown.




Figure 12. Basic 2nd Order Filter Configurations

COMPLEX FILTER CONFIGURATIONS

A Modified 2nd Order Lowpass Filter Topology

The basic filter topology of Figure 3 can be modified as shown in Figure 13. The Figure 13 circuit includes an impedance path between the two summing nodes (the circuit nodes common to resistors R1, R2 and R3). A resistor and/or a capacitor connection between the summing nodes provide even more flexibility, and enhance the filter design options (the f_0 and Q equations shown in Figure 13 reduce to equations of Figure 3 if C3 is zero and R4 is infinite).

The modified second order filter topology provides for setting the Q value (with R4) without changing the f_0 value and increasing the passband gain to greater than one without changing the Q value (in the Q equation of Figure 13 the value of Q does not change if the value of the [1 + GAIN + 2(R2/R4)] denominator factor does not change). Using R4 to set the Q value allows the option to design the –3dB frequency (f_{3dB}). If the Q value varies and the f_0 value is constant then the f_{3dB} frequency varies in a second order lowpass function (refer to the f_{3dB} equation of Figure 13).

Figure 14 shows three configurations using a capacitor (C3) and a resistor (R4) between the summing nodes. The external 49.9 Ω resistor isolates the LTC6601 outputs from driving directly a capacitive load. The three circuits of Figure 14 have equal f_0 and Q values and differ only in the passband gain. The 150 Ω R4 resistor sets a Q value equal to 0.54 for an f_{3dB} = 5MHz for f_0 = 6.954MHz.


Figures 15 to 17 show additional circuits highlighting the use of R4 in the modified second order cicuit to set the f_{3dB} frequency to 7.5MHz, 10MHz and 15MHz respectively.

The design procedure for a specified f_{3dB} frequency is as follows:

- 1 Using the chosen C1, C2 and C3 values calculate the f_0 value.
- Using f₀ of step 1 and the specified f_{3dB} calculate the Q value.
- 3. Calculate the R4 value using the Q value of step 3.
- 4. Calculate the required external resistor R_{EXT} value for the R4 value in step 3. Example, in Figure 14 the Q value for $f_{3dB} = 5$ MHz is 0.54, the required R4 resistor is 350Ω , the R4A and R4B resistors are the internal 100Ω and the R_{EXT} resistor is 150Ω [$R_{EXT} = R4 (R4A + R4B)$].

Note: The modified second order filter topology requires the use of at least two of the three input resistor pairs (two of the three 400Ω , 200Ω and 100Ω pairs).






$$\frac{V_{OUT(DIFF)}}{V_{IN(DIFF)}} = -\frac{\frac{GAIN}{R2 \cdot R3 \cdot C1 \cdot (C2 + 2 \cdot C3)}}{S^2 + \frac{R1 \cdot (R2 \cdot (2 \cdot R3 + R4) + R3 \cdot R4) + R2 \cdot R3 \cdot R4}{R1 \cdot R2 \cdot R3 \cdot R4 \cdot (C2 + 2 \cdot C3)}} \cdot S + \frac{1}{R2 \cdot R3 \cdot C1 \cdot (C2 + 2 \cdot C3)}$$

$$GAIN = -\frac{V_{OUT(DIFF)}}{V_{IN(DIFF)}} = -\frac{R2}{R1}$$


$$=\frac{1}{2\bullet\pi\bullet\sqrt{R2\bullet R3\bullet C1\bullet (C2+2\bullet C3)}} \qquad Q=\frac{\sqrt{\left(\frac{R3}{R2}\right)}\bullet\sqrt{\left(\frac{C2}{C1}+2\bullet\frac{C3}{C1}\right)}}{1+\left(1+|GAIN|+2\bullet\frac{R2}{R4}\right)\bullet\frac{R3}{R2}-\frac{C2}{C1}}$$

Figure 13. Modified Filter Topology and Equations

LINEAR



Gain Magnitude vs Frequency (Gain = 1)



Passband Phase and Group Delay






Figure 14. Modified Filter Configuration Using a Capacitor and a Resistor Between Summing Nodes ($f_{-3dB} = 5MHz$)



Gain Magnitude vs Frequency (Gain = 1)



Passband Phase and Group Delay







Figure 15. Modified Filter Configuration Using a Resistor Between Summing Nodes ($f_{-3dB} = 7.5$ MHz)

LINEAR TECHNOLOGY





Gain Magnitude vs Frequency (Gain = 1)



Passband Phase and Group Delay







Figure 16. Modified Filter Configuration Using a Resistor Between Summing Nodes ($f_{-3dB} = 10MHz$)







Gain Magnitude vs Frequency (Gain = 1)



Passband Phase and Group Delay




Figure 17. Modified Filter Configuration Using a Resistor Between Summing Nodes ($f_{-3dB} = 15MHz$)


TECHNOLOGY TECHNOLOGY


DC1251A Demonstration Board

The DC1251A demonstration circuit contains an LTC6601-1 (DC1251A-A). On a DC1251A the LTC6601-1 programming pins can be connected through 0603 resistor jumpers. In addition, optional surface mount capacitors and inductors at the LTC6601 input and/or output can be installed for

additional filtering (a lowpass filter up to a 5th order can be implemented with a DC1251A demonstration circuit). The DC1251A has SMA connectors for the differential input and output of the LTC6601-1. An on board 106MHz lowpass RC filters the LTC6601-1 output.


DC12351A Top Silk Screen






PACKAGE DESCRIPTION

(Reference LTC DWG # 05-08-1710)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




NOTE:

- 1. DRAWING IS PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGGD-1)—TO BE APPROVED
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
 ON THE TOP AND BOTTOM OF PACKAGE




TYPICAL APPLICATION

4th Order, 10MHz, Lowpass Filter with 12dB Gain



Gain Magnitude vs Frequency



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT®1568	Very Low Noise, High Frequency, Active RC, Filter Building Block	Up to 10MHz Filters, SNR = 92dB, THD = -84dBc at 2MHz
LT1993-2/LT1993-4/ LT1993-10	800MHz/900MHz/700MHz Low Distortion, Low Noise Differential Amplifier/ADC Driver	A _V = 2V/V / A _V = 4V/V / A _V = 10V/V, NF = 12.3dB/14.5dB/12.7dB, OIP3 = 38dBm/40dBm/40dBm at 70MHz
LT1994	Low Noise, Low Distortion Fully differential Input/Output Amplifier/Driver	Low Distortion, 2V _{P-P} , 1MHz: −94dBc, 13mA, Low Noise: 3nV/√Hz
LT6402-6/LT6402-12/ LT6402-20	300MHz Low Distortion, Low Noise Differential Amplifier/ ADC Driver	A _V = 6dB/A _V = 12dB/A _V = 20dB, NF = 18.6dB/15dB/12.4dB, OIP3 = 49dBm/43dBm/51dBm at 20MHz
LTC6404-1	Fully Differential Amplifier, GBW = 500MHz	Very Low Distortion, (2V _{P-P} , 10MHz): -91dBc
LTC6404-2	Fully Differential Amplifier, GBW = 900MHz	Very Low Distortion, (2V _{P-P} , 10MHz): -96dBc
LTC6404-4	Fully Differential Amplifier, GBW = 1700MHz	Very Low Distortion, (2V _{P-P} , 10MHz): -101dBc
LT6600-2.5/LT6600-5/ LT6600-10/LT6600-20	Very Low Noise, Fully Differential Amplifier and Filter	2.5MHz/5MHz/10MHz/20MHz Integrated Filter, 3V Supply, SO-8 Package
LTC6602	Dual, Matched Bandpass Filter	Programmable Gain and Bandwidth for RFID Applications (40kHz to 1MHz)
LTC6603	Dual, Matched Lowpass Filter	Programmable Gain and Bandwidth (25kHz to 2.5MHz)
LTC6604-X	Dual, Matched Lowpass Filter	2.5MHz, 5MHz, 10MHz and 15MHz
LTC6605-X	Dual, Matched Lowpass Filter	7MHz, 10MHz and 14MHz

LT 1108 • PRINTED IN USA

© LINEAR TECHNOLOGY CORPORATION 2008

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

LTC6601CUF-1#PBF LTC6601IUF-1#PBF LTC6601CUF-1#TRPBF LTC6601IUF-1#TRPBF