SCLS550 - DECEMBER 2003

- Controlled Baseline
 One Assembly/Test Site, One Fabrication
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Fully Static Operation
- Buffered Inputs

Site

- Common Reset
- Positive Edge Clocking
- Typical f_{max} = 60 MHz at V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

- Fanout (Over Temperature Range)
 Standard Outputs ... 10 LSTTL Loads
 - Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- V_{CC} Voltage = 2 V to 6 V
- High Noise Immunity N_{IL} or N_{IH} = 30% of V_{CC}, V_{CC} = 5 V

M OR PW PACKAGE (TOP VIEW)									
		\mathbf{U}	L						
5 [1	✓ 16	Vcc						
1 [2	15] V _{CC}] MR						
0 [3	14] CP						
2 [4	13	CE						
6 [5	12	ТС						
7 [6	11	9						
3 [7	10	4						
GND	8	9	8						
٦			Γ						

The CD74HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each of the decoded outputs normally is low and sequentially goes high on the low-to-high transition clock period of the ten-clock-period cycle. The carry (TC) output transitions low to high after output 9 goes from high to low and can be used in conjunction with the clock enable (CE) input to cascade several stages. CE disables counting when in the high state. A master reset (MR) input also is provided that, when taken high, sets all the decoded outputs, except output 0, to low.

The device can drive up to ten low-power Schottky equivalent loads.

TA	PACK	(AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 125°C	SOIC – M	Tape and reel	CD74HC4017QM96EP	HC4017E
–40°C to 125°C	TSSOP – PW	Tape and reel	CD74HC4017QPWREP	HC4017E

ORDERING INFORMATION

‡Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated


CD74HC4017-EP HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS SCLS550 - DECEMBER 2003

	FUNCTION TABLE										
	INPUTS		OUTPUT STATE [†]								
СР	CE	MR	OUTPUT STATET								
L	Х	L	No change								
Х	Н	L	No change								
Х	Х	Н	0 = H, 1–9 = L								
Ŷ	L	L	Increments counter								
\downarrow	Х	L	No change								
Х	\uparrow	L	No change								
Н	\downarrow	L	Increments counter								

NOTE: H = high voltage level, L = low voltage level, X = don't care, \uparrow = transition from low to high level, \downarrow = transition from high to low level

[†] If n < 5, TC = H, otherwise TC = L

logic diagram (positive logic)





SCLS550 - DECEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1) Input clamp current, I_{IK} ($V_{I} < -0.5$ V or $V_{I} > V_{CC} + 0.5$ V) Output clamp current, I_{OK} ($V_{O} < -0.5$ V or $V_{O} > V_{CC} + 0.5$ V) Source or sink current per output pin, I_{O} ($V_{O} > -0.5$ V or $V_{O} < V_{CC} + 0.5$ V) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2): M package PW package	±20 mA ±20 mA ±25 mA ±50 mA 73°C/W
Maximum junction temperature, TJTV packageLead temperature (during soldering):At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79 \text{ mm})$ from case for 10 s max	150°C
Storage temperature range, T _{stg}	35°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	6	V
		$V_{CC} = 2 V$	1.5		
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15		V
		$V_{CC} = 6 V$	4.2		
		$V_{CC} = 2 V$		0.5	
VIL	Low-level input voltage $V_{CC} = 4.5 V$			1.35	V
		ACC = 6 A		1.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2 V$	0	1000	
t _t	Input transition (rise and fall) time $V_{CC} = 4.5 V$		0	500	ns
		0	400		
Тд	Operating free-air temperature		-40	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS550 - DECEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS			T _A = 25°C				
PARAMETER	TEST CONDIT	(mA)	VCC	MIN	MAX	MIN	MAX	UNIT	
			-0.02	2 V	1.9		1.9		
∨он		CMOS loads	-0.02	4.5 V	4.4		4.4		
	VI = VIH or VIL		-0.02	6 V	5.9		5.9		V
		TTI I a da	-4	4.5 V	3.98		3.7		
		TTL loads	-5.2	6 V	5.48		5.2		
	VI = VIH or VIL	CMOS loads	0.02	2 V		0.1		0.1	V
			0.02	4.5 V		0.1		0.1	
VOL			0.02	6 V		0.1		0.1	
			4	4.5 V		0.26		0.4	
		TTL loads	5.2	6 V		0.26		0.4	
lj	$V_I = V_{CC} \text{ or } GND$		6 V		±0.1		±1	μA	
ICC	$V_I = V_{CC} \text{ or } GND$		0	6 V		8		160	μΑ
C _{IN}	C _L = 50 pF					10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	CP		T _A = 25°0				
	PARA	METER	V _{CC}	MIN M	AX MIN	MAX	UNIT
			2 V	6	4		
fmax	Maximum clock frequency	4.5 V	30	20		MHz	
			6 V	35	23		
			2 V	80	120		
		СР	4.5 V	16	24		
			6 V	14	20		ns
tw	t _w Pulse duration		2 V	80	120		
		MR	4.5 V	16	24		
			6 V	14	20		
			2 V	75	110		
		CE to CP	4.5 V	15	22		
			6 V	13	19		
t _{su}	Setup time		2 V	5	5		ns
		MR inactive	4.5 V	5	5		
			6 V	5	5		
	•			0	0		
th	t _h Hold time, CE to CP		4.5 V	0	0		ns
			6 V	0	0		



SCLS550 - DECEMBER 2003

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD		Τ ₄	λ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	vcc	MIN	TYP	MAX	MIN MAX	UNIT	
				2 V			230	345	345	
		Developert	C _L = 50 pF	4.5 V			46	69		
		Decade out		6 V			39	59		
	CP		C _L = 15 pF	5 V		19				
	GF			2 V			230	345		
		то	C _L = 50 pF	4.5 V			46	69		
	TC		6 V			39	59			
			C _L = 15 pF	5 V		19				
				2 V			250	375		
^t pd			C _L = 50 pF	4.5 V			50	75		
		Decade out		6 V			43	64		
	CE		C _L = 15 pF	5 V		21				
	CE		C _L = 50 pF	2 V			250	375	ns	
				4.5 V			50	75		
		тс		6 V			43	64		
			C _L = 15 pF	5 V		21				
			C _L = 50 pF	2 V			230	345		
				4.5 V			46	69		
		Decade out		6 V			39	59		
			C _L = 15 pF	5 V		19				
	MR			2 V			230	345		
			C _L = 50 pF	4.5 V			46	69		
		TC		6 V			39	59		
			C _L = 15 pF	5 V		19				
				2 V			75	110		
tt		TC, Decade out	C _L = 50 pF	4.5 V			15	22	ns	
-				6 V			13	19		
f _{max}	CP		C _L = 15 pF	5 V		60			MHz	

operating characteristics, V_{CC} = 5 V, T_A = 25°C, input t_r, t_f = 6 ns, C_L = 15 pF

PARAMETER						
C _{pd} Power dissipation capacitance (see Note 4)	39	pF				
NOTE 4: C _{pd} is used to determine the dynamic power consumption per package.						

 $P_{D}^{PG} = (C_{pd} \times V_{CC}^2 \times f_i) + \Sigma(C_L^2 \times V_{CC}^2 \times f_O)$ f₁ = input frequency


 $f_{O} = output frequency$

 C_L = output load capacitance

 V_{CC} = supply voltage



SCLS550 - DECEMBER 2003



PARAMETER MEASUREMENT INFORMATION

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



CD74HC4017-EP HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS SCLS550 - DECEMBER 2003





Figure 2. Flip-Flop Detail









6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4017QM96EP	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017E	Samples
CD74HC4017QPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017E	Samples
V62/04703-01XE	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017E	Samples
V62/04703-01YE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HC4017-EP :

- Catalog: CD74HC4017
- Automotive: CD74HC4017-Q1
- Military: CD54HC4017

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4017QM96EP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4017QPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4017QM96EP	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC4017QPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated